195 lines
6.8 KiB
ArmAsm
195 lines
6.8 KiB
ArmAsm
|
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
|
||
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
||
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
||
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
||
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
||
|
|
// RUN: | llvm-objdump -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
|
||
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
||
|
|
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
||
|
|
|
||
|
|
st1b z0.b, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.b }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x00,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 00 e4 <unknown>
|
||
|
|
|
||
|
|
st1b z0.h, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.h }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x20,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 20 e4 <unknown>
|
||
|
|
|
||
|
|
st1b z0.s, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.s }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x40,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 40 e4 <unknown>
|
||
|
|
|
||
|
|
st1b z0.d, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x60,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 60 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.b }, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.b }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x00,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 00 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.h }, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.h }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x20,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 20 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.s }, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.s }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x40,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 40 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.d }, p0, [x0]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p0, [x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0xe0,0x60,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 e0 60 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z31.b }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-INST: st1b { z31.b }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-ENCODING: [0xff,0xff,0x0f,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: ff ff 0f e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z21.b }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-INST: st1b { z21.b }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-ENCODING: [0x55,0xf5,0x05,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 55 f5 05 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z31.h }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-INST: st1b { z31.h }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-ENCODING: [0xff,0xff,0x2f,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: ff ff 2f e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z21.h }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-INST: st1b { z21.h }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-ENCODING: [0x55,0xf5,0x25,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 55 f5 25 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z31.s }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-INST: st1b { z31.s }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-ENCODING: [0xff,0xff,0x4f,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: ff ff 4f e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z21.s }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-INST: st1b { z21.s }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-ENCODING: [0x55,0xf5,0x45,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 55 f5 45 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z31.d }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-INST: st1b { z31.d }, p7, [sp, #-1, mul vl]
|
||
|
|
// CHECK-ENCODING: [0xff,0xff,0x6f,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: ff ff 6f e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z21.d }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-INST: st1b { z21.d }, p5, [x10, #5, mul vl]
|
||
|
|
// CHECK-ENCODING: [0x55,0xf5,0x65,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 55 f5 65 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.b }, p0, [x0, x0]
|
||
|
|
// CHECK-INST: st1b { z0.b }, p0, [x0, x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0x40,0x00,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 40 00 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.h }, p0, [x0, x0]
|
||
|
|
// CHECK-INST: st1b { z0.h }, p0, [x0, x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0x40,0x20,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 40 20 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.s }, p0, [x0, x0]
|
||
|
|
// CHECK-INST: st1b { z0.s }, p0, [x0, x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0x40,0x40,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 40 40 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.d }, p0, [x0, x0]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p0, [x0, x0]
|
||
|
|
// CHECK-ENCODING: [0x00,0x40,0x60,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 40 60 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.s }, p0, [x0, z0.s, uxtw]
|
||
|
|
// CHECK-INST: st1b { z0.s }, p0, [x0, z0.s, uxtw]
|
||
|
|
// CHECK-ENCODING: [0x00,0x80,0x40,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 80 40 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.s }, p0, [x0, z0.s, sxtw]
|
||
|
|
// CHECK-INST: st1b { z0.s }, p0, [x0, z0.s, sxtw]
|
||
|
|
// CHECK-ENCODING: [0x00,0xc0,0x40,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 c0 40 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.d }, p0, [x0, z0.d, uxtw]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p0, [x0, z0.d, uxtw]
|
||
|
|
// CHECK-ENCODING: [0x00,0x80,0x00,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 80 00 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.d }, p0, [x0, z0.d, sxtw]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p0, [x0, z0.d, sxtw]
|
||
|
|
// CHECK-ENCODING: [0x00,0xc0,0x00,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 c0 00 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.d }, p0, [x0, z0.d]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p0, [x0, z0.d]
|
||
|
|
// CHECK-ENCODING: [0x00,0xa0,0x00,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 a0 00 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z31.s }, p7, [z31.s, #31]
|
||
|
|
// CHECK-INST: st1b { z31.s }, p7, [z31.s, #31]
|
||
|
|
// CHECK-ENCODING: [0xff,0xbf,0x7f,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: ff bf 7f e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z31.d }, p7, [z31.d, #31]
|
||
|
|
// CHECK-INST: st1b { z31.d }, p7, [z31.d, #31]
|
||
|
|
// CHECK-ENCODING: [0xff,0xbf,0x5f,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: ff bf 5f e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.s }, p7, [z0.s, #0]
|
||
|
|
// CHECK-INST: st1b { z0.s }, p7, [z0.s]
|
||
|
|
// CHECK-ENCODING: [0x00,0xbc,0x60,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 bc 60 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.s }, p7, [z0.s]
|
||
|
|
// CHECK-INST: st1b { z0.s }, p7, [z0.s]
|
||
|
|
// CHECK-ENCODING: [0x00,0xbc,0x60,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 bc 60 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.d }, p7, [z0.d, #0]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p7, [z0.d]
|
||
|
|
// CHECK-ENCODING: [0x00,0xbc,0x40,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 bc 40 e4 <unknown>
|
||
|
|
|
||
|
|
st1b { z0.d }, p7, [z0.d]
|
||
|
|
// CHECK-INST: st1b { z0.d }, p7, [z0.d]
|
||
|
|
// CHECK-ENCODING: [0x00,0xbc,0x40,0xe4]
|
||
|
|
// CHECK-ERROR: instruction requires: sve
|
||
|
|
// CHECK-UNKNOWN: 00 bc 40 e4 <unknown>
|