llvm-for-llvmta/test/MC/AArch64/SVE/asrd.s

85 lines
3.0 KiB
ArmAsm
Raw Permalink Normal View History

2022-04-25 10:02:23 +02:00
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
// RUN: | llvm-objdump -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
asrd z0.b, p0/m, z0.b, #1
// CHECK-INST: asrd z0.b, p0/m, z0.b, #1
// CHECK-ENCODING: [0xe0,0x81,0x04,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: e0 81 04 04 <unknown>
asrd z31.b, p0/m, z31.b, #8
// CHECK-INST: asrd z31.b, p0/m, z31.b, #8
// CHECK-ENCODING: [0x1f,0x81,0x04,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 1f 81 04 04 <unknown>
asrd z0.h, p0/m, z0.h, #1
// CHECK-INST: asrd z0.h, p0/m, z0.h, #1
// CHECK-ENCODING: [0xe0,0x83,0x04,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: e0 83 04 04 <unknown>
asrd z31.h, p0/m, z31.h, #16
// CHECK-INST: asrd z31.h, p0/m, z31.h, #16
// CHECK-ENCODING: [0x1f,0x82,0x04,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 1f 82 04 04 <unknown>
asrd z0.s, p0/m, z0.s, #1
// CHECK-INST: asrd z0.s, p0/m, z0.s, #1
// CHECK-ENCODING: [0xe0,0x83,0x44,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: e0 83 44 04 <unknown>
asrd z31.s, p0/m, z31.s, #32
// CHECK-INST: asrd z31.s, p0/m, z31.s, #32
// CHECK-ENCODING: [0x1f,0x80,0x44,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 1f 80 44 04 <unknown>
asrd z0.d, p0/m, z0.d, #1
// CHECK-INST: asrd z0.d, p0/m, z0.d, #1
// CHECK-ENCODING: [0xe0,0x83,0xc4,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: e0 83 c4 04 <unknown>
asrd z31.d, p0/m, z31.d, #64
// CHECK-INST: asrd z31.d, p0/m, z31.d, #64
// CHECK-ENCODING: [0x1f,0x80,0x84,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 1f 80 84 04 <unknown>
// --------------------------------------------------------------------------//
// Test compatibility with MOVPRFX instruction.
movprfx z31.d, p0/z, z6.d
// CHECK-INST: movprfx z31.d, p0/z, z6.d
// CHECK-ENCODING: [0xdf,0x20,0xd0,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: df 20 d0 04 <unknown>
asrd z31.d, p0/m, z31.d, #64
// CHECK-INST: asrd z31.d, p0/m, z31.d, #64
// CHECK-ENCODING: [0x1f,0x80,0x84,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 1f 80 84 04 <unknown>
movprfx z31, z6
// CHECK-INST: movprfx z31, z6
// CHECK-ENCODING: [0xdf,0xbc,0x20,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: df bc 20 04 <unknown>
asrd z31.d, p0/m, z31.d, #64
// CHECK-INST: asrd z31.d, p0/m, z31.d, #64
// CHECK-ENCODING: [0x1f,0x80,0x84,0x04]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 1f 80 84 04 <unknown>