llvm-for-llvmta/test/CodeGen/MIR/ARM/target-constant-pools-error...

28 lines
851 B
Plaintext
Raw Permalink Normal View History

2022-04-25 10:02:23 +02:00
# RUN: not llc -mtriple arm-unknown -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
--- |
target datalayout = "e-m:e-p:32:32-i64:64-v128:64:128-a:0:32-n32-S64"
@g = private global i32 4
define void @target_constant_pool() { ret void }
...
---
name: target_constant_pool
tracksRegLiveness: true
registers:
- { id: 0, class: gpr, preferred-register: '' }
- { id: 1, class: gpr, preferred-register: '' }
constants:
- id: 0
# CHECK: [[@LINE+1]]:22: Can't parse target-specific constant pool entries yet
value: 'g-(LPC0+8)'
alignment: 4
isTargetSpecific: true
body: |
bb.0.entry:
%0 = LDRi12 %const.0, 0, 14, _ :: (load 4 from constant-pool)
%1 = PICLDR killed %0, 0, 14, _ :: (dereferenceable load 4 from @g)
%r0 = COPY %1
BX_RET 14, _, implicit %r0
...