llvm-for-llvmta/test/CodeGen/MIR/AMDGPU/mfi-parse-error-scratch-rsr...

12 lines
262 B
Plaintext
Raw Permalink Normal View History

2022-04-25 10:02:23 +02:00
# RUN: not llc -march=amdgcn -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
---
name: empty_scratch_rsrc_reg
machineFunctionInfo:
scratchRSrcReg: ''
# CHECK: :[[@LINE-1]]:{{[0-9]+}}: expected a named register
body: |
bb.0:
S_ENDPGM
...