49 lines
2.3 KiB
Plaintext
49 lines
2.3 KiB
Plaintext
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
||
|
|
# RUN: llc -mtriple=aarch64-- -O0 -run-pass=instruction-select -verify-machineinstrs %s -global-isel-abort=1 -o - | FileCheck %s
|
||
|
|
|
||
|
|
# This test checks that a shuffle mask with an undef value, instead of a constant,
|
||
|
|
# doesn't crash. The code generated definitely isn't optimal.
|
||
|
|
...
|
||
|
|
---
|
||
|
|
name: shuffle_undef_mask_elt
|
||
|
|
alignment: 4
|
||
|
|
legalized: true
|
||
|
|
regBankSelected: true
|
||
|
|
tracksRegLiveness: true
|
||
|
|
machineFunctionInfo: {}
|
||
|
|
body: |
|
||
|
|
bb.1:
|
||
|
|
liveins: $d0
|
||
|
|
|
||
|
|
; CHECK-LABEL: name: shuffle_undef_mask_elt
|
||
|
|
; CHECK: liveins: $d0
|
||
|
|
; CHECK: [[COPY:%[0-9]+]]:fpr64 = COPY $d0
|
||
|
|
; CHECK: [[DEF:%[0-9]+]]:gpr32 = IMPLICIT_DEF
|
||
|
|
; CHECK: [[DEF1:%[0-9]+]]:gpr32 = IMPLICIT_DEF
|
||
|
|
; CHECK: [[DEF2:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
||
|
|
; CHECK: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF2]], [[DEF]], %subreg.ssub
|
||
|
|
; CHECK: [[INSvi32gpr:%[0-9]+]]:fpr128 = INSvi32gpr [[INSERT_SUBREG]], 1, [[DEF1]]
|
||
|
|
; CHECK: [[COPY1:%[0-9]+]]:fpr64 = COPY [[INSvi32gpr]].dsub
|
||
|
|
; CHECK: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) %const.0
|
||
|
|
; CHECK: [[LDRDui:%[0-9]+]]:fpr64 = LDRDui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) %const.0
|
||
|
|
; CHECK: [[DEF3:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
||
|
|
; CHECK: [[INSERT_SUBREG1:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF3]], [[COPY]], %subreg.dsub
|
||
|
|
; CHECK: [[DEF4:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
||
|
|
; CHECK: [[INSERT_SUBREG2:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF4]], [[COPY1]], %subreg.dsub
|
||
|
|
; CHECK: [[INSvi64lane:%[0-9]+]]:fpr128 = INSvi64lane [[INSERT_SUBREG1]], 1, [[INSERT_SUBREG2]], 0
|
||
|
|
; CHECK: [[DEF5:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
||
|
|
; CHECK: [[INSERT_SUBREG3:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF5]], [[LDRDui]], %subreg.dsub
|
||
|
|
; CHECK: [[TBLv16i8One:%[0-9]+]]:fpr128 = TBLv16i8One [[INSvi64lane]], [[INSERT_SUBREG3]]
|
||
|
|
; CHECK: [[COPY2:%[0-9]+]]:fpr64 = COPY [[TBLv16i8One]].dsub
|
||
|
|
; CHECK: $d0 = COPY [[COPY2]]
|
||
|
|
; CHECK: RET_ReallyLR implicit $d0
|
||
|
|
%0:fpr(<2 x s32>) = COPY $d0
|
||
|
|
%6:gpr(s32) = G_IMPLICIT_DEF
|
||
|
|
%7:gpr(s32) = G_IMPLICIT_DEF
|
||
|
|
%2:fpr(<2 x s32>) = G_BUILD_VECTOR %6(s32), %7(s32)
|
||
|
|
%1:fpr(<2 x s32>) = G_SHUFFLE_VECTOR %0(<2 x s32>), %2, shufflemask(1, undef)
|
||
|
|
$d0 = COPY %1(<2 x s32>)
|
||
|
|
RET_ReallyLR implicit $d0
|
||
|
|
|
||
|
|
...
|