Zhenyu Wang f8f235e5bb agp/intel: Fix cache control for Sandybridge
Sandybridge GTT has new cache control bits in PTE, which controls
graphics page cache in LLC or LLC/MLC, so we need to extend the mask
function to respect the new bits.

And set cache control to always LLC only by default on Gen6.

Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Cc: stable@kernel.org
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2010-09-07 11:16:43 +01:00
..
2010-08-05 13:26:20 +01:00
2010-08-12 06:38:24 +10:00
2010-08-12 08:43:30 -07:00
2010-08-12 08:43:30 -07:00
2010-08-12 08:43:30 -07:00
2010-08-18 01:09:01 -04:00
2010-08-06 15:36:47 -05:00
2010-08-04 11:00:45 +02:00
2010-08-12 04:14:05 +01:00
2010-08-18 08:35:46 -04:00
2010-08-18 08:35:48 -04:00
2010-07-19 11:54:16 +02:00
2010-08-11 09:23:22 +02:00
2010-08-11 18:21:02 +02:00
2010-08-09 20:45:05 -07:00
2010-08-10 11:49:21 -07:00
2010-08-12 11:27:58 +02:00
2010-08-09 20:44:58 -07:00
2010-08-02 06:39:44 +03:00
2010-08-01 10:47:00 +03:00
2010-08-09 16:48:45 -04:00
2010-08-09 20:45:00 -07:00
2010-08-11 00:29:47 -04:00
2010-07-31 19:53:06 +08:00
2010-07-30 09:29:35 -07:00
2010-07-19 01:58:48 +02:00
2010-07-19 01:58:48 +02:00
2010-08-04 21:53:17 -07:00
2010-08-09 16:47:27 -04:00
2010-07-22 13:46:21 -07:00
2010-07-23 17:08:41 +04:00
2010-08-10 13:47:46 -07:00
2010-08-09 16:48:44 -04:00
2010-08-18 08:35:47 -04:00
2010-08-06 10:37:02 -04:00
2010-08-11 08:59:02 -07:00