Andrew Lunn 8fcff5f137 GPIO: mvebu-gpio: Don't initialize the mask_cache
Due to the SMP nature of some of the chips, which have per CPU
registers, the driver does not use the generic irq_gc_mask_set_bit() &
irq_gc_mask_clr_bit() functions, which only support a single register.
The driver has its own implementation of these functions, which can
pick the correct register depending on the CPU being used. The
functions do however use the gc->mask_cache value.

The call to irq_setup_generic_chip() was passing
IRQ_GC_INIT_MASK_CACHE, which caused the gc->mask_cache to be
initialized to the contents of some random register. This resulted in
unexpected interrupts been delivered from random GPIO lines.

Signed-off-by: Andrew Lunn <andrew@lunn.ch>
Tested-by: Jamie Lentin <jm@lentin.co.uk>
Acked-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Tested-by: Michael Walle <michael@walle.cc>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2012-10-30 22:34:20 +01:00
..
2012-07-05 14:49:13 +02:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2012-08-05 00:33:48 +02:00
2012-03-28 14:08:46 -07:00
2012-07-26 13:56:38 -07:00
2012-10-07 20:55:16 +09:00
2012-10-07 20:55:16 +09:00