Peter Crosthwaite f0a902f764 arm: Introduce Xilinx ZynqMP SoC
With quad Cortex-A53 CPUs.

Use SMC PSCI, with the standard policy of secondaries starting in
power-off.

Tested-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: a16202a6c7b79e446e5289d38cb18d2ee4b897a0.1431381507.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2015-05-18 16:41:09 +01:00
..
2015-05-18 16:41:09 +01:00
2013-06-07 14:55:33 +02:00
2013-12-24 18:02:18 +01:00
2014-02-03 14:04:00 +00:00
2015-03-01 12:33:22 +01:00
2013-04-08 18:13:10 +02:00
2013-04-08 18:13:10 +02:00
2015-04-30 16:05:48 +03:00
2015-03-09 15:00:08 +01:00
2015-01-12 10:14:04 +01:00
2013-04-08 18:13:10 +02:00
2015-03-10 08:15:33 +03:00
2013-04-08 18:13:10 +02:00
2015-01-15 10:44:13 +03:00
2014-10-23 16:41:25 +02:00
2014-10-24 12:19:11 +01:00
2015-05-12 09:01:51 +01:00
2013-04-08 18:13:10 +02:00
2014-05-28 17:36:21 +02:00
2013-05-01 20:55:21 +04:00
2014-11-11 14:50:10 +00:00
2015-04-30 16:05:48 +03:00