Peter Crosthwaite f0a902f764 arm: Introduce Xilinx ZynqMP SoC
With quad Cortex-A53 CPUs.

Use SMC PSCI, with the standard policy of secondaries starting in
power-off.

Tested-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: a16202a6c7b79e446e5289d38cb18d2ee4b897a0.1431381507.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2015-05-18 16:41:09 +01:00
..
2015-03-19 11:11:55 +03:00
2015-05-11 16:25:33 +01:00
2015-05-18 16:41:09 +01:00
2015-04-27 18:24:18 +02:00
2015-04-30 13:21:41 +02:00
2015-05-11 16:25:33 +01:00
2015-04-28 15:36:08 +02:00
2015-05-11 16:25:33 +01:00
2015-04-27 18:24:19 +02:00
2015-04-30 16:06:18 +03:00
2015-04-30 16:06:17 +03:00
2015-04-30 16:05:48 +03:00
2015-05-12 10:40:31 +01:00
2015-05-11 16:25:33 +01:00
2014-10-24 12:19:11 +01:00
2015-05-11 16:25:33 +01:00
2015-05-11 16:25:33 +01:00
2015-05-11 16:25:33 +01:00
2015-03-19 11:11:55 +03:00
2015-04-30 16:05:48 +03:00
2015-03-10 17:07:28 +01:00
2015-05-11 13:54:00 +01:00
2015-05-11 16:25:33 +01:00