david.venhoff/QEMU-Nyx-fork
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

vga: fix CVE-2016-3712 regression, misc virtio-gpu fixes.

Browse Source 
-----BEGIN PGP SIGNATURE-----
 Version: GnuPG v2.0.22 (GNU/Linux)
 
 iQIcBAABAgAGBQJXQvfiAAoJEEy22O7T6HE4yRgQAMeruiyvY3g0pGoxPnXIJUH/
 RwFMKJgMgDqpHDDyNH4MEaA7B7Qf1kymoVVwnWClL8ZVy5WFmsXa3EvtQxIHvchk
 7bCY7bQxp+yDenj53u5r9hHaMPC8kFd/TMK8ahWIIGA1kUJ+6UziW5ii5rRVop01
 fpCyeG8iwAX/byVFx06e4CpIX03kjkVZBsfA+QAzq42ydX7c1UfN+DhCg7CIgclg
 h3LfhgwRdJqYOUD/ipgTlaatusLhDcLx5bEVNV3hpqizy83+ngJeTykF8OdEVKlV
 xTbSofx4NRFKBmjOBGhAYCBIzrG7kYu5Fdlekf6Ysk9eUS40VBUxwXg85dOwTDer
 ZnSW9IMoZlHX9dQrV8zhQwyj8fL7CvHf8924jcCiI1glhHslbLe1nAs5XgjCktCl
 BRDGgzO+Vzy3ja+0ZM4kuB63MeCwZOxZ4YgLIt6zZXKooyVhtpwaOH0NZbfZGzHu
 WvZCAVOYwGjjQGlgi6fBHhAD5gT+wAaA7Jt160fHTkOUanJAsJuw4lwFZz40+uMu
 jTiqPM5EGuIi90syhE4hBK39X20zXWkm1IxygSWlByhy29Q/bNwwx8D46acwCu4d
 1FdrqJCM5J8q12tLLTYCQUjsD07/z2XawNs8Ls35vVMwHOli+M3L8+VsPRR83Kqx
 bLrKw/1xgwH0qQo2uGZe
 =1iTR
 -----END PGP SIGNATURE-----

Merge remote-tracking branch 'remotes/kraxel/tags/pull-vga-20160523-1' into staging

vga: fix CVE-2016-3712 regression, misc virtio-gpu fixes.

# gpg: Signature made Mon 23 May 2016 13:30:26 BST using RSA key ID D3E87138
# gpg: Good signature from "Gerd Hoffmann (work) <kraxel@redhat.com>"
# gpg:                 aka "Gerd Hoffmann <gerd@kraxel.org>"
# gpg:                 aka "Gerd Hoffmann (private) <kraxel@gmail.com>"

* remotes/kraxel/tags/pull-vga-20160523-1:
  vga: add sr_vbe register set
  virtio-gpu: fix ui idx check
  virtio-gpu: use VIRTIO_GPU_MAX_SCANOUTS
  virtio-gpu: check max_outputs only
  virtio-gpu: check max_outputs value
  virtio-vga: propagate on gpu realized error
  virtio-gpu: check early scanout id

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Peter Maydell 2016-05-23 14:50:40 +01:00
commit 38629bf5e4
6 changed files with 57 additions and 41 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
hw/display/vga.c
View File

@ -149,6 +149,11 @@ static inline bool vbe_enabled(VGACommonState *s)
return s->vbe_regs[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_ENABLED; return s->vbe_regs[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_ENABLED;
} }
static inline uint8_t sr(VGACommonState *s, int idx)
{
return vbe_enabled(s) ? s->sr_vbe[idx] : s->sr[idx];
}
static void vga_update_memory_access(VGACommonState *s) static void vga_update_memory_access(VGACommonState *s)
{ {
hwaddr base, offset, size; hwaddr base, offset, size;
@ -163,8 +168,8 @@ static void vga_update_memory_access(VGACommonState *s)
s->has_chain4_alias = false; s->has_chain4_alias = false;
s->plane_updated = 0xf; s->plane_updated = 0xf;
} }
if ((s->sr[VGA_SEQ_PLANE_WRITE] & VGA_SR02_ALL_PLANES) == if ((sr(s, VGA_SEQ_PLANE_WRITE) & VGA_SR02_ALL_PLANES) ==
VGA_SR02_ALL_PLANES && s->sr[VGA_SEQ_MEMORY_MODE] & VGA_SR04_CHN_4M) { VGA_SR02_ALL_PLANES && sr(s, VGA_SEQ_MEMORY_MODE) & VGA_SR04_CHN_4M) {
offset = 0; offset = 0;
switch ((s->gr[VGA_GFX_MISC] >> 2) & 3) { switch ((s->gr[VGA_GFX_MISC] >> 2) & 3) {
case 0: case 0:
@ -234,7 +239,7 @@ static void vga_precise_update_retrace_info(VGACommonState *s)
((s->cr[VGA_CRTC_OVERFLOW] >> 6) & 2)) << 8); ((s->cr[VGA_CRTC_OVERFLOW] >> 6) & 2)) << 8);
vretr_end_line = s->cr[VGA_CRTC_V_SYNC_END] & 0xf; vretr_end_line = s->cr[VGA_CRTC_V_SYNC_END] & 0xf;
clocking_mode = (s->sr[VGA_SEQ_CLOCK_MODE] >> 3) & 1; clocking_mode = (sr(s, VGA_SEQ_CLOCK_MODE) >> 3) & 1;
clock_sel = (s->msr >> 2) & 3; clock_sel = (s->msr >> 2) & 3;
dots = (s->msr & 1) ? 8 : 9; dots = (s->msr & 1) ? 8 : 9;
@ -486,7 +491,6 @@ void vga_ioport_write(void *opaque, uint32_t addr, uint32_t val)
printf("vga: write SR%x = 0x%02x\n", s->sr_index, val); printf("vga: write SR%x = 0x%02x\n", s->sr_index, val);
#endif #endif
s->sr[s->sr_index] = val & sr_mask[s->sr_index]; s->sr[s->sr_index] = val & sr_mask[s->sr_index];
vbe_update_vgaregs(s);
if (s->sr_index == VGA_SEQ_CLOCK_MODE) { if (s->sr_index == VGA_SEQ_CLOCK_MODE) {
s->update_retrace_info(s); s->update_retrace_info(s);
} }
@ -680,13 +684,13 @@ static void vbe_update_vgaregs(VGACommonState *s)
if (s->vbe_regs[VBE_DISPI_INDEX_BPP] == 4) { if (s->vbe_regs[VBE_DISPI_INDEX_BPP] == 4) {
shift_control = 0; shift_control = 0;
s->sr[VGA_SEQ_CLOCK_MODE] &= ~8; /* no double line */ s->sr_vbe[VGA_SEQ_CLOCK_MODE] &= ~8; /* no double line */
} else { } else {
shift_control = 2; shift_control = 2;
/* set chain 4 mode */ /* set chain 4 mode */
s->sr[VGA_SEQ_MEMORY_MODE] |= VGA_SR04_CHN_4M; s->sr_vbe[VGA_SEQ_MEMORY_MODE] |= VGA_SR04_CHN_4M;
/* activate all planes */ /* activate all planes */
s->sr[VGA_SEQ_PLANE_WRITE] |= VGA_SR02_ALL_PLANES; s->sr_vbe[VGA_SEQ_PLANE_WRITE] |= VGA_SR02_ALL_PLANES;
} }
s->gr[VGA_GFX_MODE] = (s->gr[VGA_GFX_MODE] & ~0x60) | s->gr[VGA_GFX_MODE] = (s->gr[VGA_GFX_MODE] & ~0x60) |
(shift_control << 5); (shift_control << 5);
@ -836,7 +840,7 @@ uint32_t vga_mem_readb(VGACommonState *s, hwaddr addr)
break; break;
} }
if (s->sr[VGA_SEQ_MEMORY_MODE] & VGA_SR04_CHN_4M) { if (sr(s, VGA_SEQ_MEMORY_MODE) & VGA_SR04_CHN_4M) {
/* chain 4 mode : simplest access */ /* chain 4 mode : simplest access */
assert(addr < s->vram_size); assert(addr < s->vram_size);
ret = s->vram_ptr[addr]; ret = s->vram_ptr[addr];
@ -904,11 +908,11 @@ void vga_mem_writeb(VGACommonState *s, hwaddr addr, uint32_t val)
break; break;
} }
if (s->sr[VGA_SEQ_MEMORY_MODE] & VGA_SR04_CHN_4M) { if (sr(s, VGA_SEQ_MEMORY_MODE) & VGA_SR04_CHN_4M) {
/* chain 4 mode : simplest access */ /* chain 4 mode : simplest access */
plane = addr & 3; plane = addr & 3;
mask = (1 << plane); mask = (1 << plane);
if (s->sr[VGA_SEQ_PLANE_WRITE] & mask) { if (sr(s, VGA_SEQ_PLANE_WRITE) & mask) {
assert(addr < s->vram_size); assert(addr < s->vram_size);
s->vram_ptr[addr] = val; s->vram_ptr[addr] = val;
#ifdef DEBUG_VGA_MEM #ifdef DEBUG_VGA_MEM
@ -921,7 +925,7 @@ void vga_mem_writeb(VGACommonState *s, hwaddr addr, uint32_t val)
/* odd/even mode (aka text mode mapping) */ /* odd/even mode (aka text mode mapping) */
plane = (s->gr[VGA_GFX_PLANE_READ] & 2) | (addr & 1); plane = (s->gr[VGA_GFX_PLANE_READ] & 2) | (addr & 1);
mask = (1 << plane); mask = (1 << plane);
if (s->sr[VGA_SEQ_PLANE_WRITE] & mask) { if (sr(s, VGA_SEQ_PLANE_WRITE) & mask) {
addr = ((addr & ~1) << 1) | plane; addr = ((addr & ~1) << 1) | plane;
if (addr >= s->vram_size) { if (addr >= s->vram_size) {
return; return;
@ -996,7 +1000,7 @@ void vga_mem_writeb(VGACommonState *s, hwaddr addr, uint32_t val)
do_write: do_write:
/* mask data according to sr[2] */ /* mask data according to sr[2] */
mask = s->sr[VGA_SEQ_PLANE_WRITE]; mask = sr(s, VGA_SEQ_PLANE_WRITE);
s->plane_updated |= mask; /* only used to detect font change */ s->plane_updated |= mask; /* only used to detect font change */
write_mask = mask16[mask]; write_mask = mask16[mask];
if (addr * sizeof(uint32_t) >= s->vram_size) { if (addr * sizeof(uint32_t) >= s->vram_size) {
@ -1152,10 +1156,10 @@ static void vga_get_text_resolution(VGACommonState *s, int *pwidth, int *pheight
/* total width & height */ /* total width & height */
cheight = (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1; cheight = (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1;
cwidth = 8; cwidth = 8;
if (!(s->sr[VGA_SEQ_CLOCK_MODE] & VGA_SR01_CHAR_CLK_8DOTS)) { if (!(sr(s, VGA_SEQ_CLOCK_MODE) & VGA_SR01_CHAR_CLK_8DOTS)) {
cwidth = 9; cwidth = 9;
} }
if (s->sr[VGA_SEQ_CLOCK_MODE] & 0x08) { if (sr(s, VGA_SEQ_CLOCK_MODE) & 0x08) {
cwidth = 16; /* NOTE: no 18 pixel wide */ cwidth = 16; /* NOTE: no 18 pixel wide */
} }
width = (s->cr[VGA_CRTC_H_DISP] + 1); width = (s->cr[VGA_CRTC_H_DISP] + 1);
@ -1197,7 +1201,7 @@ static void vga_draw_text(VGACommonState *s, int full_update)
int64_t now = qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL); int64_t now = qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL);
/* compute font data address (in plane 2) */ /* compute font data address (in plane 2) */
v = s->sr[VGA_SEQ_CHARACTER_MAP]; v = sr(s, VGA_SEQ_CHARACTER_MAP);
offset = (((v >> 4) & 1) | ((v << 1) & 6)) * 8192 * 4 + 2; offset = (((v >> 4) & 1) | ((v << 1) & 6)) * 8192 * 4 + 2;
if (offset != s->font_offsets[0]) { if (offset != s->font_offsets[0]) {
s->font_offsets[0] = offset; s->font_offsets[0] = offset;
@ -1506,11 +1510,11 @@ static void vga_draw_graphic(VGACommonState *s, int full_update)
} }
if (shift_control == 0) { if (shift_control == 0) {
if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) { if (sr(s, VGA_SEQ_CLOCK_MODE) & 8) {
disp_width <<= 1; disp_width <<= 1;
} }
} else if (shift_control == 1) { } else if (shift_control == 1) {
if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) { if (sr(s, VGA_SEQ_CLOCK_MODE) & 8) {
disp_width <<= 1; disp_width <<= 1;
} }
} }
@ -1574,7 +1578,7 @@ static void vga_draw_graphic(VGACommonState *s, int full_update)
if (shift_control == 0) { if (shift_control == 0) {
full_update |= update_palette16(s); full_update |= update_palette16(s);
if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) { if (sr(s, VGA_SEQ_CLOCK_MODE) & 8) {
v = VGA_DRAW_LINE4D2; v = VGA_DRAW_LINE4D2;
} else { } else {
v = VGA_DRAW_LINE4; v = VGA_DRAW_LINE4;
@ -1582,7 +1586,7 @@ static void vga_draw_graphic(VGACommonState *s, int full_update)
bits = 4; bits = 4;
} else if (shift_control == 1) { } else if (shift_control == 1) {
full_update |= update_palette16(s); full_update |= update_palette16(s);
if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) { if (sr(s, VGA_SEQ_CLOCK_MODE) & 8) {
v = VGA_DRAW_LINE2D2; v = VGA_DRAW_LINE2D2;
} else { } else {
v = VGA_DRAW_LINE2; v = VGA_DRAW_LINE2;
@ -1629,7 +1633,7 @@ static void vga_draw_graphic(VGACommonState *s, int full_update)
#if 0 #if 0
printf("w=%d h=%d v=%d line_offset=%d cr[0x09]=0x%02x cr[0x17]=0x%02x linecmp=%d sr[0x01]=0x%02x\n", printf("w=%d h=%d v=%d line_offset=%d cr[0x09]=0x%02x cr[0x17]=0x%02x linecmp=%d sr[0x01]=0x%02x\n",
width, height, v, line_offset, s->cr[9], s->cr[VGA_CRTC_MODE], width, height, v, line_offset, s->cr[9], s->cr[VGA_CRTC_MODE],
s->line_compare, s->sr[VGA_SEQ_CLOCK_MODE]); s->line_compare, sr(s, VGA_SEQ_CLOCK_MODE));
#endif #endif
addr1 = (s->start_addr * 4); addr1 = (s->start_addr * 4);
bwidth = (width * bits + 7) / 8; bwidth = (width * bits + 7) / 8;
@ -1781,6 +1785,7 @@ void vga_common_reset(VGACommonState *s)
{ {
s->sr_index = 0; s->sr_index = 0;
memset(s->sr, '\0', sizeof(s->sr)); memset(s->sr, '\0', sizeof(s->sr));
memset(s->sr_vbe, '\0', sizeof(s->sr_vbe));
s->gr_index = 0; s->gr_index = 0;
memset(s->gr, '\0', sizeof(s->gr)); memset(s->gr, '\0', sizeof(s->gr));
s->ar_index = 0; s->ar_index = 0;
@ -1883,10 +1888,10 @@ static void vga_update_text(void *opaque, console_ch_t *chardata)
/* total width & height */ /* total width & height */
cheight = (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1; cheight = (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1;
cw = 8; cw = 8;
if (!(s->sr[VGA_SEQ_CLOCK_MODE] & VGA_SR01_CHAR_CLK_8DOTS)) { if (!(sr(s, VGA_SEQ_CLOCK_MODE) & VGA_SR01_CHAR_CLK_8DOTS)) {
cw = 9; cw = 9;
} }
if (s->sr[VGA_SEQ_CLOCK_MODE] & 0x08) { if (sr(s, VGA_SEQ_CLOCK_MODE) & 0x08) {
cw = 16; /* NOTE: no 18 pixel wide */ cw = 16; /* NOTE: no 18 pixel wide */
} }
width = (s->cr[VGA_CRTC_H_DISP] + 1); width = (s->cr[VGA_CRTC_H_DISP] + 1);
@ -2053,6 +2058,7 @@ static int vga_common_post_load(void *opaque, int version_id)
/* force refresh */ /* force refresh */
s->graphic_mode = -1; s->graphic_mode = -1;
vbe_update_vgaregs(s);
return 0; return 0;
} }

1
hw/display/vga_int.h
View File

@ -98,6 +98,7 @@ typedef struct VGACommonState {
MemoryRegion chain4_alias; MemoryRegion chain4_alias;
uint8_t sr_index; uint8_t sr_index;
uint8_t sr[256]; uint8_t sr[256];
uint8_t sr_vbe[256];
uint8_t gr_index; uint8_t gr_index;
uint8_t gr[256]; uint8_t gr[256];
uint8_t ar_index; uint8_t ar_index;

5
hw/display/virtio-gpu-3d.c
View File

@ -17,6 +17,7 @@
#include "trace.h" #include "trace.h"
#include "hw/virtio/virtio.h" #include "hw/virtio/virtio.h"
#include "hw/virtio/virtio-gpu.h" #include "hw/virtio/virtio-gpu.h"
#include "qapi/error.h"
#ifdef CONFIG_VIRGL #ifdef CONFIG_VIRGL
@ -127,7 +128,7 @@ static void virgl_cmd_resource_flush(VirtIOGPU *g,
trace_virtio_gpu_cmd_res_flush(rf.resource_id, trace_virtio_gpu_cmd_res_flush(rf.resource_id,
rf.r.width, rf.r.height, rf.r.x, rf.r.y); rf.r.width, rf.r.height, rf.r.x, rf.r.y);
for (i = 0; i < VIRTIO_GPU_MAX_SCANOUT; i++) { for (i = 0; i < g->conf.max_outputs; i++) {
if (g->scanout[i].resource_id != rf.resource_id) { if (g->scanout[i].resource_id != rf.resource_id) {
continue; continue;
} }
@ -146,7 +147,7 @@ static void virgl_cmd_set_scanout(VirtIOGPU *g,
trace_virtio_gpu_cmd_set_scanout(ss.scanout_id, ss.resource_id, trace_virtio_gpu_cmd_set_scanout(ss.scanout_id, ss.resource_id,
ss.r.width, ss.r.height, ss.r.x, ss.r.y); ss.r.width, ss.r.height, ss.r.x, ss.r.y);
if (ss.scanout_id >= VIRTIO_GPU_MAX_SCANOUT) { if (ss.scanout_id >= g->conf.max_outputs) {
qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal scanout id specified %d", qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal scanout id specified %d",
__func__, ss.scanout_id); __func__, ss.scanout_id);
cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_SCANOUT_ID; cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_SCANOUT_ID;

28
hw/display/virtio-gpu.c
View File

@ -20,6 +20,7 @@
#include "hw/virtio/virtio-gpu.h" #include "hw/virtio/virtio-gpu.h"
#include "hw/virtio/virtio-bus.h" #include "hw/virtio/virtio-bus.h"
#include "qemu/log.h" #include "qemu/log.h"
#include "qapi/error.h"
static struct virtio_gpu_simple_resource* static struct virtio_gpu_simple_resource*
virtio_gpu_find_resource(VirtIOGPU *g, uint32_t resource_id); virtio_gpu_find_resource(VirtIOGPU *g, uint32_t resource_id);
@ -465,7 +466,7 @@ static void virtio_gpu_resource_flush(VirtIOGPU *g,
pixman_region_init_rect(&flush_region, pixman_region_init_rect(&flush_region,
rf.r.x, rf.r.y, rf.r.width, rf.r.height); rf.r.x, rf.r.y, rf.r.width, rf.r.height);
for (i = 0; i < VIRTIO_GPU_MAX_SCANOUT; i++) { for (i = 0; i < g->conf.max_outputs; i++) {
struct virtio_gpu_scanout *scanout; struct virtio_gpu_scanout *scanout;
pixman_region16_t region, finalregion; pixman_region16_t region, finalregion;
pixman_box16_t *extents; pixman_box16_t *extents;
@ -508,6 +509,13 @@ static void virtio_gpu_set_scanout(VirtIOGPU *g,
trace_virtio_gpu_cmd_set_scanout(ss.scanout_id, ss.resource_id, trace_virtio_gpu_cmd_set_scanout(ss.scanout_id, ss.resource_id,
ss.r.width, ss.r.height, ss.r.x, ss.r.y); ss.r.width, ss.r.height, ss.r.x, ss.r.y);
if (ss.scanout_id >= g->conf.max_outputs) {
qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal scanout id specified %d",
__func__, ss.scanout_id);
cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_SCANOUT_ID;
return;
}
g->enable = 1; g->enable = 1;
if (ss.resource_id == 0) { if (ss.resource_id == 0) {
scanout = &g->scanout[ss.scanout_id]; scanout = &g->scanout[ss.scanout_id];
@ -517,8 +525,7 @@ static void virtio_gpu_set_scanout(VirtIOGPU *g,
res->scanout_bitmask &= ~(1 << ss.scanout_id); res->scanout_bitmask &= ~(1 << ss.scanout_id);
} }
} }
if (ss.scanout_id == 0 || if (ss.scanout_id == 0) {
ss.scanout_id >= g->conf.max_outputs) {
qemu_log_mask(LOG_GUEST_ERROR, qemu_log_mask(LOG_GUEST_ERROR,
"%s: illegal scanout id specified %d", "%s: illegal scanout id specified %d",
__func__, ss.scanout_id); __func__, ss.scanout_id);
@ -533,14 +540,6 @@ static void virtio_gpu_set_scanout(VirtIOGPU *g,
} }
/* create a surface for this scanout */ /* create a surface for this scanout */
if (ss.scanout_id >= VIRTIO_GPU_MAX_SCANOUT ||
ss.scanout_id >= g->conf.max_outputs) {
qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal scanout id specified %d",
__func__, ss.scanout_id);
cmd->error = VIRTIO_GPU_RESP_ERR_INVALID_SCANOUT_ID;
return;
}
res = virtio_gpu_find_resource(g, ss.resource_id); res = virtio_gpu_find_resource(g, ss.resource_id);
if (!res) { if (!res) {
qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal resource specified %d\n", qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal resource specified %d\n",
@ -880,7 +879,7 @@ static int virtio_gpu_ui_info(void *opaque, uint32_t idx, QemuUIInfo *info)
{ {
VirtIOGPU *g = opaque; VirtIOGPU *g = opaque;
if (idx > g->conf.max_outputs) { if (idx >= g->conf.max_outputs) {
return -1; return -1;
} }
@ -930,6 +929,11 @@ static void virtio_gpu_device_realize(DeviceState *qdev, Error **errp)
bool have_virgl; bool have_virgl;
int i; int i;
if (g->conf.max_outputs > VIRTIO_GPU_MAX_SCANOUTS) {
error_setg(errp, "invalid max_outputs > %d", VIRTIO_GPU_MAX_SCANOUTS);
return;
}
g->config_size = sizeof(struct virtio_gpu_config); g->config_size = sizeof(struct virtio_gpu_config);
g->virtio_config.num_scanouts = g->conf.max_outputs; g->virtio_config.num_scanouts = g->conf.max_outputs;
virtio_init(VIRTIO_DEVICE(g), "virtio-gpu", VIRTIO_ID_GPU, virtio_init(VIRTIO_DEVICE(g), "virtio-gpu", VIRTIO_ID_GPU,

8
hw/display/virtio-vga.c
View File

@ -4,6 +4,7 @@
#include "ui/console.h" #include "ui/console.h"
#include "vga_int.h" #include "vga_int.h"
#include "hw/virtio/virtio-pci.h" #include "hw/virtio/virtio-pci.h"
#include "qapi/error.h"
/* /*
* virtio-vga: This extends VirtioPCIProxy. * virtio-vga: This extends VirtioPCIProxy.
@ -89,6 +90,7 @@ static void virtio_vga_realize(VirtIOPCIProxy *vpci_dev, Error **errp)
VirtIOVGA *vvga = VIRTIO_VGA(vpci_dev); VirtIOVGA *vvga = VIRTIO_VGA(vpci_dev);
VirtIOGPU *g = &vvga->vdev; VirtIOGPU *g = &vvga->vdev;
VGACommonState *vga = &vvga->vga; VGACommonState *vga = &vvga->vga;
Error *err = NULL;
uint32_t offset; uint32_t offset;
int i; int i;
@ -124,7 +126,11 @@ static void virtio_vga_realize(VirtIOPCIProxy *vpci_dev, Error **errp)
/* force virtio-1.0 */ /* force virtio-1.0 */
vpci_dev->flags &= ~VIRTIO_PCI_FLAG_DISABLE_MODERN; vpci_dev->flags &= ~VIRTIO_PCI_FLAG_DISABLE_MODERN;
vpci_dev->flags |= VIRTIO_PCI_FLAG_DISABLE_LEGACY; vpci_dev->flags |= VIRTIO_PCI_FLAG_DISABLE_LEGACY;
object_property_set_bool(OBJECT(g), true, "realized", errp); object_property_set_bool(OBJECT(g), true, "realized", &err);
if (err) {
error_propagate(errp, err);
return;
}
/* add stdvga mmio regions */ /* add stdvga mmio regions */
pci_std_vga_mmio_region_init(vga, &vpci_dev->modern_bar, pci_std_vga_mmio_region_init(vga, &vpci_dev->modern_bar,

6
include/hw/virtio/virtio-gpu.h
View File

@ -27,8 +27,6 @@
#define VIRTIO_ID_GPU 16 #define VIRTIO_ID_GPU 16
#define VIRTIO_GPU_MAX_SCANOUT 4
struct virtio_gpu_simple_resource { struct virtio_gpu_simple_resource {
uint32_t resource_id; uint32_t resource_id;
uint32_t width; uint32_t width;
@ -98,8 +96,8 @@ typedef struct VirtIOGPU {
QTAILQ_HEAD(, virtio_gpu_ctrl_command) cmdq; QTAILQ_HEAD(, virtio_gpu_ctrl_command) cmdq;
QTAILQ_HEAD(, virtio_gpu_ctrl_command) fenceq; QTAILQ_HEAD(, virtio_gpu_ctrl_command) fenceq;
struct virtio_gpu_scanout scanout[VIRTIO_GPU_MAX_SCANOUT]; struct virtio_gpu_scanout scanout[VIRTIO_GPU_MAX_SCANOUTS];
struct virtio_gpu_requested_state req_state[VIRTIO_GPU_MAX_SCANOUT]; struct virtio_gpu_requested_state req_state[VIRTIO_GPU_MAX_SCANOUTS];
struct virtio_gpu_conf conf; struct virtio_gpu_conf conf;
int enabled_output_bitmask; int enabled_output_bitmask;