David Venhoff
cfcea9ee67
Based off b80915eb99
and compacted into a single commit so that it will fit on the uni git server
24 lines
440 B
Plaintext
24 lines
440 B
Plaintext
Renesas H8S2678 PLL clock
|
|
|
|
This device is Clock multiplyer
|
|
|
|
Required Properties:
|
|
|
|
- compatible: Must be "renesas,h8s2678-pll-clock"
|
|
|
|
- clocks: Reference to the parent clocks
|
|
|
|
- #clock-cells: Must be 0
|
|
|
|
- reg: Two rate selector (Multiply / Divide) register address
|
|
|
|
Example
|
|
-------
|
|
|
|
pllclk: pllclk {
|
|
compatible = "renesas,h8s2678-pll-clock";
|
|
clocks = <&xclk>;
|
|
#clock-cells = <0>;
|
|
reg = <0xfee03b 2>, <0xfee045 2>;
|
|
};
|