NPCM7XX models have been commited after the conversion from
commit 8063396bf3 ("Use OBJECT_DECLARE_SIMPLE_TYPE when possible").
Manually convert them.
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20230109140306.23161-11-philmd@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
		
	
			
		
			
				
	
	
		
			66 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			66 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * NPCM7xx SD-3.0 / eMMC-4.51 Host Controller
 | 
						|
 *
 | 
						|
 * Copyright (c) 2021 Google LLC
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute it and/or modify it
 | 
						|
 * under the terms of the GNU General Public License as published by the
 | 
						|
 * Free Software Foundation; either version 2 of the License, or
 | 
						|
 * (at your option) any later version.
 | 
						|
 *
 | 
						|
 * This program is distributed in the hope that it will be useful, but WITHOUT
 | 
						|
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 | 
						|
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
 | 
						|
 * for more details.
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef NPCM7XX_SDHCI_H
 | 
						|
#define NPCM7XX_SDHCI_H
 | 
						|
 | 
						|
#include "hw/sd/sdhci.h"
 | 
						|
#include "qom/object.h"
 | 
						|
 | 
						|
#define TYPE_NPCM7XX_SDHCI "npcm7xx.sdhci"
 | 
						|
#define NPCM7XX_PRSTVALS_SIZE 6
 | 
						|
#define NPCM7XX_PRSTVALS 0x60
 | 
						|
#define NPCM7XX_PRSTVALS_0 0x0
 | 
						|
#define NPCM7XX_PRSTVALS_1 0x2
 | 
						|
#define NPCM7XX_PRSTVALS_2 0x4
 | 
						|
#define NPCM7XX_PRSTVALS_3 0x6
 | 
						|
#define NPCM7XX_PRSTVALS_4 0x8
 | 
						|
#define NPCM7XX_PRSTVALS_5 0xA
 | 
						|
#define NPCM7XX_BOOTTOCTRL 0x10
 | 
						|
#define NPCM7XX_SDHCI_REGSIZE 0x20
 | 
						|
 | 
						|
#define NPCM7XX_PRSNTS_RESET 0x04A00000
 | 
						|
#define NPCM7XX_BLKGAP_RESET 0x80
 | 
						|
#define NPCM7XX_CAPAB_RESET 0x0100200161EE0399
 | 
						|
#define NPCM7XX_MAXCURR_RESET 0x0000000000000005
 | 
						|
#define NPCM7XX_HCVER_RESET 0x1002
 | 
						|
 | 
						|
#define NPCM7XX_PRSTVALS_0_RESET 0x0040
 | 
						|
#define NPCM7XX_PRSTVALS_1_RESET 0x0001
 | 
						|
#define NPCM7XX_PRSTVALS_3_RESET 0x0001
 | 
						|
 | 
						|
OBJECT_DECLARE_SIMPLE_TYPE(NPCM7xxSDHCIState, NPCM7XX_SDHCI)
 | 
						|
 | 
						|
typedef struct NPCM7xxRegs {
 | 
						|
    /* Preset Values Register Field, read-only */
 | 
						|
    uint16_t prstvals[NPCM7XX_PRSTVALS_SIZE];
 | 
						|
    /* Boot Timeout Control Register, read-write */
 | 
						|
    uint32_t boottoctrl;
 | 
						|
} NPCM7xxRegisters;
 | 
						|
 | 
						|
struct NPCM7xxSDHCIState {
 | 
						|
    SysBusDevice parent;
 | 
						|
 | 
						|
    MemoryRegion container;
 | 
						|
    MemoryRegion iomem;
 | 
						|
    BusState *bus;
 | 
						|
    NPCM7xxRegisters regs;
 | 
						|
 | 
						|
    SDHCIState sdhci;
 | 
						|
};
 | 
						|
 | 
						|
#endif /* NPCM7XX_SDHCI_H */
 |