Anup Patel
dceecac8a2
target/riscv: Fix trap cause for RV32 HS-mode CSR access from RV64 HS-mode
We should be returning illegal instruction trap when RV64 HS-mode tries
to access RV32 HS-mode CSR.
Fixes: d6f20dacea51 ("target/riscv: Fix 32-bit HS mode access permissions")
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Signed-off-by: Anup Patel <anup@brainfault.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Frank Chang <frank.chang@sifive.com>
Message-id: 20220204174700.534953-2-anup@brainfault.org
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-02-16 12:24:18 +10:00
..
2022-01-08 15:46:10 +10:00
2022-02-08 10:56:28 +00:00
2021-10-15 16:39:14 -07:00
2022-01-08 15:46:10 +10:00
2021-12-15 10:35:26 +00:00
2022-02-02 18:46:42 +01:00
2022-02-09 12:08:42 +00:00
2022-01-09 12:05:02 +01:00
2021-11-02 07:00:52 -04:00
2022-01-11 18:40:44 +01:00
2022-01-06 11:40:52 +01:00
2022-01-28 15:38:23 +01:00
2022-02-09 09:08:56 +01:00
2022-02-16 12:24:18 +10:00
2021-12-15 10:35:26 +00:00
2022-01-18 15:00:57 +01:00
2022-01-08 15:46:10 +10:00
2022-01-28 15:38:23 +01:00
2022-01-08 15:46:10 +10:00
2022-01-08 15:46:10 +10:00
2021-07-09 18:21:34 +02:00
2021-05-12 18:20:52 +02:00