 baf8cc5275
			
		
	
	
		baf8cc5275
		
	
	
	
	
		
			
			git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5202 c046a42c-6fe2-441c-8c8c-71466251a162
		
			
				
	
	
		
			123 lines
		
	
	
		
			3.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			123 lines
		
	
	
		
			3.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Tiny Code Generator for QEMU
 | |
|  *
 | |
|  * Copyright (c) 2008 Fabrice Bellard
 | |
|  *
 | |
|  * Permission is hereby granted, free of charge, to any person obtaining a copy
 | |
|  * of this software and associated documentation files (the "Software"), to deal
 | |
|  * in the Software without restriction, including without limitation the rights
 | |
|  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 | |
|  * copies of the Software, and to permit persons to whom the Software is
 | |
|  * furnished to do so, subject to the following conditions:
 | |
|  *
 | |
|  * The above copyright notice and this permission notice shall be included in
 | |
|  * all copies or substantial portions of the Software.
 | |
|  *
 | |
|  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 | |
|  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 | |
|  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 | |
|  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 | |
|  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 | |
|  * THE SOFTWARE.
 | |
|  */
 | |
| #define TCG_TARGET_SPARC 1
 | |
| 
 | |
| #if defined(__sparc_v9__) && !defined(__sparc_v8plus__)
 | |
| #define TCG_TARGET_REG_BITS 64
 | |
| #else
 | |
| #define TCG_TARGET_REG_BITS 32
 | |
| #endif
 | |
| 
 | |
| #define TCG_TARGET_WORDS_BIGENDIAN
 | |
| 
 | |
| #define TCG_TARGET_NB_REGS 32
 | |
| 
 | |
| enum {
 | |
|     TCG_REG_G0 = 0,
 | |
|     TCG_REG_G1,
 | |
|     TCG_REG_G2,
 | |
|     TCG_REG_G3,
 | |
|     TCG_REG_G4,
 | |
|     TCG_REG_G5,
 | |
|     TCG_REG_G6,
 | |
|     TCG_REG_G7,
 | |
|     TCG_REG_O0,
 | |
|     TCG_REG_O1,
 | |
|     TCG_REG_O2,
 | |
|     TCG_REG_O3,
 | |
|     TCG_REG_O4,
 | |
|     TCG_REG_O5,
 | |
|     TCG_REG_O6,
 | |
|     TCG_REG_O7,
 | |
|     TCG_REG_L0,
 | |
|     TCG_REG_L1,
 | |
|     TCG_REG_L2,
 | |
|     TCG_REG_L3,
 | |
|     TCG_REG_L4,
 | |
|     TCG_REG_L5,
 | |
|     TCG_REG_L6,
 | |
|     TCG_REG_L7,
 | |
|     TCG_REG_I0,
 | |
|     TCG_REG_I1,
 | |
|     TCG_REG_I2,
 | |
|     TCG_REG_I3,
 | |
|     TCG_REG_I4,
 | |
|     TCG_REG_I5,
 | |
|     TCG_REG_I6,
 | |
|     TCG_REG_I7,
 | |
| };
 | |
| 
 | |
| #define TCG_CT_CONST_S11 0x100
 | |
| #define TCG_CT_CONST_S13 0x200
 | |
| 
 | |
| /* used for function call generation */
 | |
| #define TCG_REG_CALL_STACK TCG_REG_I6
 | |
| #ifdef __arch64__
 | |
| // Reserve space for AREG0
 | |
| #define TCG_TARGET_STACK_MINFRAME (176 + 2 * (int)sizeof(long))
 | |
| #define TCG_TARGET_CALL_STACK_OFFSET (2047 + TCG_TARGET_STACK_MINFRAME)
 | |
| #define TCG_TARGET_STACK_ALIGN 16
 | |
| #else
 | |
| // AREG0 + one word for alignment
 | |
| #define TCG_TARGET_STACK_MINFRAME (92 + (2 + 1) * (int)sizeof(long))
 | |
| #define TCG_TARGET_CALL_STACK_OFFSET TCG_TARGET_STACK_MINFRAME
 | |
| #define TCG_TARGET_STACK_ALIGN 8
 | |
| #endif
 | |
| 
 | |
| /* optional instructions */
 | |
| //#define TCG_TARGET_HAS_bswap_i32
 | |
| //#define TCG_TARGET_HAS_bswap_i64
 | |
| //#define TCG_TARGET_HAS_neg_i32
 | |
| //#define TCG_TARGET_HAS_neg_i64
 | |
| 
 | |
| 
 | |
| /* Note: must be synced with dyngen-exec.h and Makefile.target */
 | |
| #ifdef HOST_SOLARIS
 | |
| #define TCG_AREG0 TCG_REG_G2
 | |
| #define TCG_AREG1 TCG_REG_G3
 | |
| #define TCG_AREG2 TCG_REG_G4
 | |
| #define TCG_AREG3 TCG_REG_G5
 | |
| #define TCG_AREG4 TCG_REG_G6
 | |
| #elif defined(__sparc_v9__)
 | |
| #define TCG_AREG0 TCG_REG_G5
 | |
| #define TCG_AREG1 TCG_REG_G6
 | |
| #define TCG_AREG2 TCG_REG_G7
 | |
| #else
 | |
| #define TCG_AREG0 TCG_REG_G6
 | |
| #define TCG_AREG1 TCG_REG_G1
 | |
| #define TCG_AREG2 TCG_REG_G2
 | |
| #define TCG_AREG3 TCG_REG_G3
 | |
| #endif
 | |
| 
 | |
| static inline void flush_icache_range(unsigned long start, unsigned long stop)
 | |
| {
 | |
|     unsigned long p;
 | |
| 
 | |
|     p = start & ~(8UL - 1UL);
 | |
|     stop = (stop + (8UL - 1UL)) & ~(8UL - 1UL);
 | |
| 
 | |
|     for (; p < stop; p += 8)
 | |
|         __asm__ __volatile__("flush\t%0" : : "r" (p));
 | |
| }
 |