 d70080c4e3
			
		
	
	
		d70080c4e3
		
	
	
	
	
		
			
			Add MIPS ASE DSP testcases. Signed-off-by: Jia Liu <proljc@gmail.com> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
		
			
				
	
	
		
			63 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			63 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| #include "io.h"
 | |
| 
 | |
| int main(void)
 | |
| {
 | |
|     long long rt, rs, dsp;
 | |
|     long long achi, acli;
 | |
|     long long acho, aclo;
 | |
|     long long resulth, resultl;
 | |
| 
 | |
|     achi = 0x05;
 | |
|     acli = 0x05;
 | |
| 
 | |
|     rs  = 0x1234888899990000;
 | |
|     rt  = 0x9876888899990000;
 | |
| 
 | |
|     resulth = 0x05;
 | |
|     resultl = 0x15ae87f5;
 | |
| 
 | |
|     __asm
 | |
|         ("mthi %2, $ac1\n\t"
 | |
|          "mtlo %3, $ac1\n\t"
 | |
|          "maq_s.w.qhll $ac1, %4, %5\n\t"
 | |
|          "mfhi %0, $ac1\n\t"
 | |
|          "mflo %1, $ac1\n\t"
 | |
|          : "=r"(acho), "=r"(aclo)
 | |
|          : "r"(achi), "r"(acli), "r"(rs), "r"(rt)
 | |
|         );
 | |
| 
 | |
|     if ((resulth != acho) || (resultl != aclo)) {
 | |
|         printf("maq_s.w.qhll wrong\n");
 | |
| 
 | |
|         return -1;
 | |
|     }
 | |
| 
 | |
| 
 | |
|     achi = 0x04;
 | |
|     acli = 0x06;
 | |
|     rs  = 0x8000888899990000;
 | |
|     rt  = 0x8000888899990000;
 | |
| 
 | |
|     resulth = 0x04;
 | |
|     resultl = 0xffffffff80000005;
 | |
| 
 | |
|     __asm
 | |
|         ("mthi %3, $ac1\n\t"
 | |
|          "mtlo %4, $ac1\n\t"
 | |
|          "maq_s.w.qhll $ac1, %5, %6\n\t"
 | |
|          "mfhi %0, $ac1\n\t"
 | |
|          "mflo %1, $ac1\n\t"
 | |
|          "rddsp %2\n\t"
 | |
|          : "=r"(acho), "=r"(aclo), "=r"(dsp)
 | |
|          : "r"(achi), "r"(acli), "r"(rs), "r"(rt)
 | |
|         );
 | |
| 
 | |
|     dsp = (dsp >> 17) & 0x1;
 | |
|     if ((dsp != 0x1) || (resulth != acho) || (resultl != aclo)) {
 | |
|         printf("maq_s.w.qhll wrong\n");
 | |
| 
 | |
|         return -1;
 | |
|     }
 | |
|     return 0;
 | |
| }
 |