Most of ARM machines display their CPU when QEMU list the available machines (-M help). Some machines do not. Fix to unify the help output. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 20210131184449.382425-7-f4bug@amsat.org Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
		
			
				
	
	
		
			63 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			63 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Netduino 2 Machine Model
 | 
						|
 *
 | 
						|
 * Copyright (c) 2014 Alistair Francis <alistair@alistair23.me>
 | 
						|
 *
 | 
						|
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 | 
						|
 * of this software and associated documentation files (the "Software"), to deal
 | 
						|
 * in the Software without restriction, including without limitation the rights
 | 
						|
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 | 
						|
 * copies of the Software, and to permit persons to whom the Software is
 | 
						|
 * furnished to do so, subject to the following conditions:
 | 
						|
 *
 | 
						|
 * The above copyright notice and this permission notice shall be included in
 | 
						|
 * all copies or substantial portions of the Software.
 | 
						|
 *
 | 
						|
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 | 
						|
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 | 
						|
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 | 
						|
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 | 
						|
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 | 
						|
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 | 
						|
 * THE SOFTWARE.
 | 
						|
 */
 | 
						|
 | 
						|
#include "qemu/osdep.h"
 | 
						|
#include "qapi/error.h"
 | 
						|
#include "hw/boards.h"
 | 
						|
#include "hw/qdev-properties.h"
 | 
						|
#include "qemu/error-report.h"
 | 
						|
#include "hw/arm/stm32f205_soc.h"
 | 
						|
#include "hw/arm/boot.h"
 | 
						|
 | 
						|
/* Main SYSCLK frequency in Hz (120MHz) */
 | 
						|
#define SYSCLK_FRQ 120000000ULL
 | 
						|
 | 
						|
static void netduino2_init(MachineState *machine)
 | 
						|
{
 | 
						|
    DeviceState *dev;
 | 
						|
 | 
						|
    /*
 | 
						|
     * TODO: ideally we would model the SoC RCC and let it handle
 | 
						|
     * system_clock_scale, including its ability to define different
 | 
						|
     * possible SYSCLK sources.
 | 
						|
     */
 | 
						|
    system_clock_scale = NANOSECONDS_PER_SECOND / SYSCLK_FRQ;
 | 
						|
 | 
						|
    dev = qdev_new(TYPE_STM32F205_SOC);
 | 
						|
    qdev_prop_set_string(dev, "cpu-type", ARM_CPU_TYPE_NAME("cortex-m3"));
 | 
						|
    sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
 | 
						|
 | 
						|
    armv7m_load_kernel(ARM_CPU(first_cpu), machine->kernel_filename,
 | 
						|
                       FLASH_SIZE);
 | 
						|
}
 | 
						|
 | 
						|
static void netduino2_machine_init(MachineClass *mc)
 | 
						|
{
 | 
						|
    mc->desc = "Netduino 2 Machine (Cortex-M3)";
 | 
						|
    mc->init = netduino2_init;
 | 
						|
    mc->ignore_memory_transaction_failures = true;
 | 
						|
}
 | 
						|
 | 
						|
DEFINE_MACHINE("netduino2", netduino2_machine_init)
 |