Instead of using riscv_cpu_update_mip() let's instead use the new RISC-V CPU GPIO lines to set the external MIP bits. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 0a76946981852f5bd15f0c37ab35b253371027a8.1630301632.git.alistair.francis@wdc.com
		
			
				
	
	
		
			68 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			68 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * QEMU RISC-V lowRISC Ibex PLIC
 | 
						|
 *
 | 
						|
 * Copyright (c) 2020 Western Digital
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute it and/or modify it
 | 
						|
 * under the terms and conditions of the GNU General Public License,
 | 
						|
 * version 2 or later, as published by the Free Software Foundation.
 | 
						|
 *
 | 
						|
 * This program is distributed in the hope it will be useful, but WITHOUT
 | 
						|
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 | 
						|
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 | 
						|
 * more details.
 | 
						|
 *
 | 
						|
 * You should have received a copy of the GNU General Public License along with
 | 
						|
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef HW_IBEX_PLIC_H
 | 
						|
#define HW_IBEX_PLIC_H
 | 
						|
 | 
						|
#include "hw/sysbus.h"
 | 
						|
#include "qom/object.h"
 | 
						|
 | 
						|
#define TYPE_IBEX_PLIC "ibex-plic"
 | 
						|
OBJECT_DECLARE_SIMPLE_TYPE(IbexPlicState, IBEX_PLIC)
 | 
						|
 | 
						|
struct IbexPlicState {
 | 
						|
    /*< private >*/
 | 
						|
    SysBusDevice parent_obj;
 | 
						|
 | 
						|
    /*< public >*/
 | 
						|
    MemoryRegion mmio;
 | 
						|
 | 
						|
    uint32_t *pending;
 | 
						|
    uint32_t *hidden_pending;
 | 
						|
    uint32_t *claimed;
 | 
						|
    uint32_t *source;
 | 
						|
    uint32_t *priority;
 | 
						|
    uint32_t *enable;
 | 
						|
    uint32_t threshold;
 | 
						|
    uint32_t claim;
 | 
						|
 | 
						|
    /* config */
 | 
						|
    uint32_t num_cpus;
 | 
						|
    uint32_t num_sources;
 | 
						|
 | 
						|
    uint32_t pending_base;
 | 
						|
    uint32_t pending_num;
 | 
						|
 | 
						|
    uint32_t source_base;
 | 
						|
    uint32_t source_num;
 | 
						|
 | 
						|
    uint32_t priority_base;
 | 
						|
    uint32_t priority_num;
 | 
						|
 | 
						|
    uint32_t enable_base;
 | 
						|
    uint32_t enable_num;
 | 
						|
 | 
						|
    uint32_t threshold_base;
 | 
						|
 | 
						|
    uint32_t claim_base;
 | 
						|
 | 
						|
    qemu_irq *external_irqs;
 | 
						|
};
 | 
						|
 | 
						|
#endif /* HW_IBEX_PLIC_H */
 |