 1de5345927
			
		
	
	
		1de5345927
		
	
	
	
	
		
			
			While testing q35 live migration, I found that the migration would abort with
the following error: "Unknown savevm section type 76".
The error is due to this check failing in 'vmstate_load_state()':
    while(field->name) {
        if ((field->field_exists &&
             field->field_exists(opaque, version_id)) ||
            (!field->field_exists &&
             field->version_id <= version_id)) {
The VMSTATE_PCIE_DEVICE() currently has a 'version_id' set to 2. However,
'version_id' in the above check is 1. And thus we fail to load the pcie device
field. Further the code returns to 'qemu_loadvm_state()' which produces the
error that I saw.
I'm proposing to fix this by simply dropping the 'version_id' field from
VMSTATE_PCIE_DEVICE(). VMSTATE_PCI_DEVICE() defines no such field and further
the vmstate_pcie_device that VMSTATE_PCI_DEVICE() refers to is already
versioned. Thus, any versioning issues could be detected at the vmsd level.
Taking a step back, I think that the 'field->version_id' should be compared
against a saved version number for the field not the 'version_id'. Futhermore,
once vmstate_load_state() is called recursively on another vmsd, the check of:
    if (version_id > vmsd->version_id) {
        return -EINVAL;
    }
Will never fail since version_id is always equal to vmsd->version_id. So I'm
wondering why we aren't storing the vmsd version id of the source in the
migration stream?
This patch also renames the 'name' field of vmstate_pcie_device from:
PCIDevice -> PCIEDevice to differentiate it from vmstate_pci_device.
Signed-off-by: Jason Baron <jbaron@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
		
	
			
		
			
				
	
	
		
			143 lines
		
	
	
		
			5.8 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			143 lines
		
	
	
		
			5.8 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * pcie.h
 | |
|  *
 | |
|  * Copyright (c) 2010 Isaku Yamahata <yamahata at valinux co jp>
 | |
|  *                    VA Linux Systems Japan K.K.
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License as published by
 | |
|  * the Free Software Foundation; either version 2 of the License, or
 | |
|  * (at your option) any later version.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License along
 | |
|  * with this program; if not, see <http://www.gnu.org/licenses/>.
 | |
|  */
 | |
| 
 | |
| #ifndef QEMU_PCIE_H
 | |
| #define QEMU_PCIE_H
 | |
| 
 | |
| #include "hw.h"
 | |
| #include "pci_regs.h"
 | |
| #include "pcie_regs.h"
 | |
| #include "pcie_aer.h"
 | |
| 
 | |
| typedef enum {
 | |
|     /* for attention and power indicator */
 | |
|     PCI_EXP_HP_IND_RESERVED     = PCI_EXP_SLTCTL_IND_RESERVED,
 | |
|     PCI_EXP_HP_IND_ON           = PCI_EXP_SLTCTL_IND_ON,
 | |
|     PCI_EXP_HP_IND_BLINK        = PCI_EXP_SLTCTL_IND_BLINK,
 | |
|     PCI_EXP_HP_IND_OFF          = PCI_EXP_SLTCTL_IND_OFF,
 | |
| } PCIExpressIndicator;
 | |
| 
 | |
| typedef enum {
 | |
|     /* these bits must match the bits in Slot Control/Status registers.
 | |
|      * PCI_EXP_HP_EV_xxx = PCI_EXP_SLTCTL_xxxE = PCI_EXP_SLTSTA_xxx
 | |
|      *
 | |
|      * Not all the bits of slot control register match with the ones of
 | |
|      * slot status. Not some bits of slot status register is used to
 | |
|      * show status, not to report event occurrence.
 | |
|      * So such bits must be masked out when checking the software
 | |
|      * notification condition.
 | |
|      */
 | |
|     PCI_EXP_HP_EV_ABP           = PCI_EXP_SLTCTL_ABPE,
 | |
|                                         /* attention button pressed */
 | |
|     PCI_EXP_HP_EV_PDC           = PCI_EXP_SLTCTL_PDCE,
 | |
|                                         /* presence detect changed */
 | |
|     PCI_EXP_HP_EV_CCI           = PCI_EXP_SLTCTL_CCIE,
 | |
|                                         /* command completed */
 | |
| 
 | |
|     PCI_EXP_HP_EV_SUPPORTED     = PCI_EXP_HP_EV_ABP |
 | |
|                                   PCI_EXP_HP_EV_PDC |
 | |
|                                   PCI_EXP_HP_EV_CCI,
 | |
|                                                 /* supported event mask  */
 | |
| 
 | |
|     /* events not listed aren't supported */
 | |
| } PCIExpressHotPlugEvent;
 | |
| 
 | |
| struct PCIExpressDevice {
 | |
|     /* Offset of express capability in config space */
 | |
|     uint8_t exp_cap;
 | |
| 
 | |
|     /* SLOT */
 | |
|     unsigned int hpev_intx;     /* INTx for hot plug event (0-3:INT[A-D]#)
 | |
|                                  * default is 0 = INTA#
 | |
|                                  * If the chip wants to use other interrupt
 | |
|                                  * line, initialize this member with the
 | |
|                                  * desired number.
 | |
|                                  * If the chip dynamically changes this member,
 | |
|                                  * also initialize it when loaded as
 | |
|                                  * appropreately.
 | |
|                                  */
 | |
|     bool hpev_notified; /* Logical AND of conditions for hot plug event.
 | |
|                          Following 6.7.3.4:
 | |
|                          Software Notification of Hot-Plug Events, an interrupt
 | |
|                          is sent whenever the logical and of these conditions
 | |
|                          transitions from false to true. */
 | |
| 
 | |
|     /* AER */
 | |
|     uint16_t aer_cap;
 | |
|     PCIEAERLog aer_log;
 | |
|     unsigned int aer_intx;      /* INTx for error reporting
 | |
|                                  * default is 0 = INTA#
 | |
|                                  * If the chip wants to use other interrupt
 | |
|                                  * line, initialize this member with the
 | |
|                                  * desired number.
 | |
|                                  * If the chip dynamically changes this member,
 | |
|                                  * also initialize it when loaded as
 | |
|                                  * appropreately.
 | |
|                                  */
 | |
| };
 | |
| 
 | |
| /* PCI express capability helper functions */
 | |
| int pcie_cap_init(PCIDevice *dev, uint8_t offset, uint8_t type, uint8_t port);
 | |
| void pcie_cap_exit(PCIDevice *dev);
 | |
| uint8_t pcie_cap_get_type(const PCIDevice *dev);
 | |
| void pcie_cap_flags_set_vector(PCIDevice *dev, uint8_t vector);
 | |
| uint8_t pcie_cap_flags_get_vector(PCIDevice *dev);
 | |
| 
 | |
| void pcie_cap_deverr_init(PCIDevice *dev);
 | |
| void pcie_cap_deverr_reset(PCIDevice *dev);
 | |
| 
 | |
| void pcie_cap_slot_init(PCIDevice *dev, uint16_t slot);
 | |
| void pcie_cap_slot_reset(PCIDevice *dev);
 | |
| void pcie_cap_slot_write_config(PCIDevice *dev,
 | |
|                                 uint32_t addr, uint32_t val, int len);
 | |
| int pcie_cap_slot_post_load(void *opaque, int version_id);
 | |
| void pcie_cap_slot_push_attention_button(PCIDevice *dev);
 | |
| 
 | |
| void pcie_cap_root_init(PCIDevice *dev);
 | |
| void pcie_cap_root_reset(PCIDevice *dev);
 | |
| 
 | |
| void pcie_cap_flr_init(PCIDevice *dev);
 | |
| void pcie_cap_flr_write_config(PCIDevice *dev,
 | |
|                            uint32_t addr, uint32_t val, int len);
 | |
| 
 | |
| void pcie_cap_ari_init(PCIDevice *dev);
 | |
| void pcie_cap_ari_reset(PCIDevice *dev);
 | |
| bool pcie_cap_is_ari_enabled(const PCIDevice *dev);
 | |
| 
 | |
| /* PCI express extended capability helper functions */
 | |
| uint16_t pcie_find_capability(PCIDevice *dev, uint16_t cap_id);
 | |
| void pcie_add_capability(PCIDevice *dev,
 | |
|                          uint16_t cap_id, uint8_t cap_ver,
 | |
|                          uint16_t offset, uint16_t size);
 | |
| 
 | |
| void pcie_ari_init(PCIDevice *dev, uint16_t offset, uint16_t nextfn);
 | |
| 
 | |
| extern const VMStateDescription vmstate_pcie_device;
 | |
| 
 | |
| #define VMSTATE_PCIE_DEVICE(_field, _state) {                        \
 | |
|     .name       = (stringify(_field)),                               \
 | |
|     .size       = sizeof(PCIDevice),                                 \
 | |
|     .vmsd       = &vmstate_pcie_device,                              \
 | |
|     .flags      = VMS_STRUCT,                                        \
 | |
|     .offset     = vmstate_offset_value(_state, _field, PCIDevice),   \
 | |
| }
 | |
| 
 | |
| #endif /* QEMU_PCIE_H */
 |