Peter Maydell 8a0fc3a29f target/arm: Implement HCR.VI and VF
The HCR_EL2 VI and VF bits are supposed to track whether there is
a pending virtual IRQ or virtual FIQ. For QEMU we store the
pending VIRQ/VFIQ status in cs->interrupt_request, so this means:
 * if the register is read we must get these bit values from
   cs->interrupt_request
 * if the register is written then we must write the bit
   values back into cs->interrupt_request

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20181012144235.19646-7-peter.maydell@linaro.org
2018-10-24 07:51:36 +01:00
..
2018-10-24 07:51:36 +01:00
2018-06-04 11:28:31 +01:00
2018-06-04 11:28:31 +01:00
2018-06-04 11:28:31 +01:00
2018-09-05 09:58:38 -07:00
2018-08-20 00:11:06 +02:00
2018-06-17 11:13:06 +01:00
2018-06-04 11:28:31 +01:00