Philippe Mathieu-Daudé 7b56d1f4ae hw/misc/a9scu: Simplify setting MemoryRegionOps::valid fields
Per the datasheet (DDI0407 r2p0):

  "All SCU registers are byte accessible" and are 32-bit aligned.

Set MemoryRegionOps::valid min/max fields and simplify the write()
handler.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200901144100.116742-3-f4bug@amsat.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2020-09-14 14:23:19 +01:00
..
2020-09-09 09:27:09 -04:00
2020-08-21 06:30:32 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-11 19:26:51 +01:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-08-21 06:30:33 -04:00
2020-09-11 19:26:51 +01:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-12 22:54:32 +01:00
2020-09-09 13:20:22 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-12 14:23:15 +01:00
2020-09-09 13:20:22 -04:00
2020-08-21 06:30:26 -04:00
2020-09-09 09:27:09 -04:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:25 -04:00
2020-09-09 09:27:09 -04:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:28 -04:00
2020-09-09 09:27:09 -04:00
2020-08-27 14:04:55 -04:00
2020-09-11 19:26:51 +01:00
2020-09-09 09:27:09 -04:00
2020-09-11 19:26:51 +01:00
2020-09-09 09:27:09 -04:00
2020-09-09 13:20:22 -04:00
2020-08-21 06:30:25 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 13:20:22 -04:00
2020-09-09 09:27:09 -04:00
2020-09-11 19:26:51 +01:00
2020-09-11 19:26:51 +01:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00
2020-09-12 22:54:32 +01:00
2020-09-11 19:26:51 +01:00
2020-09-11 19:26:51 +01:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00