 10fb1340b1
			
		
	
	
		10fb1340b1
		
	
	
	
	
		
			
			Since cpu_check_irqs() doesn't reference to anything outside of CPUSPARCState, it better belongs to the architectural code in target/, rather than the hardware specific code in hw/. Note: while we moved the trace events, we don't rename them. Remark: this allows us to build the leon3 machine stand alone, fixing this link failure (because cpu_check_irqs is defined in hw/sparc/sun4m.c which is only built when CONFIG_SUN4M is selected): /usr/bin/ld: target_sparc_win_helper.c.o: in function `cpu_put_psr': target/sparc/win_helper.c:91: undefined reference to `cpu_check_irqs' Suggested-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20210428141655.387430-5-f4bug@amsat.org> Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
		
			
				
	
	
		
			24 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			24 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| # See docs/devel/tracing.txt for syntax documentation.
 | |
| 
 | |
| # sun4u.c
 | |
| ebus_isa_irq_handler(int n, int level) "Set ISA IRQ %d level %d"
 | |
| 
 | |
| # sun4u_iommu.c
 | |
| sun4u_iommu_mem_read(uint64_t addr, uint64_t val, int size) "addr: 0x%"PRIx64" val: 0x%"PRIx64" size: %d"
 | |
| sun4u_iommu_mem_write(uint64_t addr, uint64_t val, int size) "addr: 0x%"PRIx64" val: 0x%"PRIx64" size: %d"
 | |
| sun4u_iommu_translate(uint64_t addr, uint64_t trans_addr, uint64_t tte) "xlate 0x%"PRIx64" => pa 0x%"PRIx64" tte: 0x%"PRIx64
 | |
| 
 | |
| # sparc64.c
 | |
| sparc64_cpu_ivec_raise_irq(int irq) "Raise IVEC IRQ %d"
 | |
| sparc64_cpu_ivec_lower_irq(int irq) "Lower IVEC IRQ %d"
 | |
| sparc64_cpu_tick_irq_disabled(void) "tick_irq: softint disabled"
 | |
| sparc64_cpu_tick_irq_fire(void) "tick_irq: fire"
 | |
| sparc64_cpu_stick_irq_disabled(void) "stick_irq: softint disabled"
 | |
| sparc64_cpu_stick_irq_fire(void) "stick_irq: fire"
 | |
| sparc64_cpu_hstick_irq_disabled(void) "hstick_irq: softint disabled"
 | |
| sparc64_cpu_hstick_irq_fire(void) "hstick_irq: fire"
 | |
| sparc64_cpu_tick_set_count(const char *name, uint64_t real_count, const char *npt, void *p) "%s set_count count=0x%"PRIx64" (npt %s) p=%p"
 | |
| sparc64_cpu_tick_get_count(const char *name, uint64_t real_count, const char *npt, void *p) "%s get_count count=0x%"PRIx64" (npt %s) p=%p"
 | |
| sparc64_cpu_tick_set_limit(const char *name, uint64_t real_limit, const char *dis, void *p, uint64_t limit, uint64_t t, uint64_t dt) "%s set_limit limit=0x%"PRIx64 " (%s) p=%p called with limit=0x%"PRIx64" at 0x%"PRIx64" (delta=0x%"PRIx64")"
 | |
| sparc64_cpu_tick_set_limit_zero(const char *name) "%s set_limit limit=ZERO - not starting timer"
 |