Michael Rolnik
5718cef05a
target/avr: Add instruction translation - Bit and Bit-test Instructions
This includes:
- LSR, ROR
- ASR
- SWAP
- SBI, CBI
- BST, BLD
- BSET, BCLR
Signed-off-by: Michael Rolnik <mrolnik@gmail.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Aleksandar Markovic <aleksandar.m.mail@gmail.com>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Aleksandar Markovic <aleksandar.m.mail@gmail.com>
Signed-off-by: Thomas Huth <huth@tuxfamily.org>
Message-Id: <20200705140315.260514-15-huth@tuxfamily.org>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
2020-07-11 11:02:05 +02:00
..
2020-05-15 15:25:16 +01:00
2020-07-10 15:18:08 +02:00
2020-07-11 11:02:05 +02:00
2020-03-19 14:22:46 +00:00
2020-05-19 08:41:45 -07:00
2020-07-10 15:18:08 +02:00
2020-03-19 14:22:46 +00:00
2020-07-06 21:39:57 +02:00
2020-05-14 16:01:02 +02:00
2020-06-27 19:35:39 +02:00
2020-03-17 19:48:10 -04:00
2020-03-19 14:22:46 +00:00
2020-05-19 08:41:45 -07:00
2020-07-10 15:18:08 +02:00
2020-07-02 09:19:34 -07:00
2020-04-07 18:45:54 -07:00
2020-07-10 15:18:08 +02:00
2020-04-15 11:38:23 +01:00
2020-07-10 15:18:08 +02:00
2020-03-17 19:48:10 -04:00
2020-06-01 16:55:13 +02:00
2020-06-09 19:58:53 +02:00
2020-06-25 21:20:45 +01:00