 b1cef6d02f
			
		
	
	
		b1cef6d02f
		
	
	
	
	
		
			
			We dropped support for ia64 host CPUs in the 2.11 release (removing the TCG backend for it, and advertising the support as being completely removed in the changelog). However there are a few bits and pieces of code still floating about. Remove those, too. We can drop the check in configure for "ia64 or hppa host?" entirely, because we don't support hppa hosts either any more. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Message-Id: <1516897189-11035-1-git-send-email-peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
		
			
				
	
	
		
			28 lines
		
	
	
		
			712 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			28 lines
		
	
	
		
			712 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright (C) 2016, Emilio G. Cota <cota@braap.org>
 | |
|  *
 | |
|  * License: GNU GPL, version 2.
 | |
|  *   See the COPYING file in the top-level directory.
 | |
|  */
 | |
| #ifndef QEMU_PROCESSOR_H
 | |
| #define QEMU_PROCESSOR_H
 | |
| 
 | |
| #include "qemu/atomic.h"
 | |
| 
 | |
| #if defined(__i386__) || defined(__x86_64__)
 | |
| # define cpu_relax() asm volatile("rep; nop" ::: "memory")
 | |
| 
 | |
| #elif defined(__aarch64__)
 | |
| # define cpu_relax() asm volatile("yield" ::: "memory")
 | |
| 
 | |
| #elif defined(__powerpc64__)
 | |
| /* set Hardware Multi-Threading (HMT) priority to low; then back to medium */
 | |
| # define cpu_relax() asm volatile("or 1, 1, 1;" \
 | |
|                                   "or 2, 2, 2;" ::: "memory")
 | |
| 
 | |
| #else
 | |
| # define cpu_relax() barrier()
 | |
| #endif
 | |
| 
 | |
| #endif /* QEMU_PROCESSOR_H */
 |