 23c11b04dc
			
		
	
	
		23c11b04dc
		
	
	
	
	
		
			
			Code change produced with:
    $ git grep '#include "exec/exec-all.h"' | \
      cut -d: -f-1 | \
      xargs egrep -L "(cpu_address_space_init|cpu_loop_|tlb_|tb_|GETPC|singlestep|TranslationBlock)" | \
      xargs sed -i.bak '/#include "exec\/exec-all.h"/d'
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20180528232719.4721-10-f4bug@amsat.org>
Acked-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
		
	
			
		
			
				
	
	
		
			57 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			57 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * ARM load/store instructions for code (armeb-user support)
 | |
|  *
 | |
|  *  Copyright (c) 2012 CodeSourcery, LLC
 | |
|  *
 | |
|  * This library is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU Lesser General Public
 | |
|  * License as published by the Free Software Foundation; either
 | |
|  * version 2 of the License, or (at your option) any later version.
 | |
|  *
 | |
|  * This library is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 | |
|  * Lesser General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU Lesser General Public
 | |
|  * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 | |
|  */
 | |
| 
 | |
| #ifndef ARM_LDST_H
 | |
| #define ARM_LDST_H
 | |
| 
 | |
| #include "exec/cpu_ldst.h"
 | |
| #include "qemu/bswap.h"
 | |
| 
 | |
| /* Load an instruction and return it in the standard little-endian order */
 | |
| static inline uint32_t arm_ldl_code(CPUARMState *env, target_ulong addr,
 | |
|                                     bool sctlr_b)
 | |
| {
 | |
|     uint32_t insn = cpu_ldl_code(env, addr);
 | |
|     if (bswap_code(sctlr_b)) {
 | |
|         return bswap32(insn);
 | |
|     }
 | |
|     return insn;
 | |
| }
 | |
| 
 | |
| /* Ditto, for a halfword (Thumb) instruction */
 | |
| static inline uint16_t arm_lduw_code(CPUARMState *env, target_ulong addr,
 | |
|                                      bool sctlr_b)
 | |
| {
 | |
|     uint16_t insn;
 | |
| #ifndef CONFIG_USER_ONLY
 | |
|     /* In big-endian (BE32) mode, adjacent Thumb instructions have been swapped
 | |
|        within each word.  Undo that now.  */
 | |
|     if (sctlr_b) {
 | |
|         addr ^= 2;
 | |
|     }
 | |
| #endif
 | |
|     insn = cpu_lduw_code(env, addr);
 | |
|     if (bswap_code(sctlr_b)) {
 | |
|         return bswap16(insn);
 | |
|     }
 | |
|     return insn;
 | |
| }
 | |
| 
 | |
| #endif
 |