Luc Michel 502960ca04 hw/misc/bcm2835_cprman: add the DSI0HSCK multiplexer
This simple mux sits between the PLL channels and the DSI0E and DSI0P
clock muxes. This mux selects between PLLA-DSI0 and PLLD-DSI0 channel
and outputs the selected signal to source number 4 of DSI0E/P clock
muxes. It is controlled by the cm_dsi0hsck register.

Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Luc Michel <luc@lmichel.fr>
Tested-by: Guenter Roeck <linux@roeck-us.net>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2020-10-27 11:10:44 +00:00
..
2020-10-21 11:36:19 +02:00
2020-09-22 21:11:10 +01:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-10-12 11:50:51 -04:00
2020-09-09 09:27:09 -04:00
2019-08-16 13:31:52 +02:00
2020-09-09 09:27:09 -04:00
2019-08-16 13:31:52 +02:00
2020-09-09 09:27:09 -04:00
2019-08-16 13:31:52 +02:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2019-06-12 13:20:21 +02:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00