Peter Maydell 4eb1770988 hw/arm/armsse.c: Correct modelling of SSE-300 internal SRAMs
The SSE-300 was not correctly modelling its internal SRAMs:
 * the SRAM address width default is 18
 * the SRAM is mapped at 0x2100_0000, not 0x2000_0000 like
   the SSE-200 and IoTKit

The default address width is no longer guest-visible since
our only SSE-300 board sets it explicitly to a non-default
value, but following the hardware's default will help for
any future boards we need to model.

Reported-by: Devaraj Ranganna <devaraj.ranganna@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210510190844.17799-4-peter.maydell@linaro.org
2021-05-25 16:01:43 +01:00
..
2021-05-12 18:20:25 +02:00
2021-05-19 16:10:35 +01:00
2021-05-13 20:13:24 +01:00
2021-05-12 18:20:25 +02:00
2021-05-12 18:20:52 +02:00
2021-05-17 16:44:47 +01:00
2021-05-14 14:26:23 +01:00
2021-05-05 20:29:14 +01:00
2021-05-17 16:44:47 +01:00
2021-05-12 18:20:52 +02:00
2021-05-16 17:22:46 +01:00
2021-05-19 10:30:28 +10:00
2021-05-11 20:02:07 +10:00
2021-05-12 18:20:25 +02:00
2021-05-10 12:34:05 +01:00
2021-05-10 12:34:05 +01:00
2021-05-05 13:52:00 +01:00
2021-05-12 18:20:25 +02:00
2020-08-21 06:30:33 -04:00