SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
FRET-qemu/target
History
Richard Henderson 2d6ac92083 target/arm: Reorg NEON VLD/VST single element to one lane 
Instead of shifts and masks, use direct loads and stores from
the neon register file.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20181011205206.3552-21-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2018-10-24 07:51:37 +01:00
..
alpha
target/alpha: remove tlb_flush from alpha_cpu_initfn
2018-10-18 18:58:10 -07:00
arm
target/arm: Reorg NEON VLD/VST single element to one lane
2018-10-24 07:51:37 +01:00
cris
target/cris/translate: Get rid of qemu_log_separate()
2018-10-16 17:57:23 +02:00
hppa
target/hppa: Raise exception 26 on emulated hardware
2018-10-16 15:32:22 -07:00
i386
Error reporting patches for 2018-10-22
2018-10-23 17:20:23 +01:00
lm32
tcg-next queue
2018-06-04 11:28:31 +01:00
m68k
target/m68k: Merge disas_m68k_insn into m68k_tr_translate_insn
2018-06-11 12:43:42 +02:00
microblaze
target-microblaze: Rework NOP/zero instruction handling
2018-06-15 09:05:00 +02:00
mips
target/mips: Add opcodes for nanoMIPS EVA instructions
2018-10-18 20:37:20 +02:00
moxie
tcg-next queue
2018-06-04 11:28:31 +01:00
nios2
tcg-next queue
2018-06-04 11:28:31 +01:00
openrisc
target/openrisc: Fix writes to interrupt mask register
2018-07-03 22:40:33 +09:00
ppc
Error reporting patches for 2018-10-22
2018-10-23 17:20:23 +01:00
riscv
riscv: remove define cpu_init()
2018-09-05 09:58:38 -07:00
s390x
target/s390x: Check HAVE_ATOMIC128 and HAVE_CMPXCHG128 at translate
2018-10-18 19:46:53 -07:00
sh4
sh4: fix use_icount with linux-user
2018-08-20 00:11:06 +02:00
sparc
SPARC64: add icount support
2018-06-17 11:13:06 +01:00
tilegx
tcg-next queue
2018-06-04 11:28:31 +01:00
tricore
tcg: Pass tb and index to tcg_gen_exit_tb separately
2018-06-01 15:15:27 -07:00
unicore32
target/unicore32: remove tlb_flush from uc32_init_fn
2018-10-18 18:58:10 -07:00
xtensa
target/xtensa: extract gen_check_interrupts call
2018-10-01 11:08:36 -07:00