 fcf5ef2ab5
			
		
	
	
		fcf5ef2ab5
		
	
	
	
	
		
			
			We've currently got 18 architectures in QEMU, and thus 18 target-xxx folders in the root folder of the QEMU source tree. More architectures (e.g. RISC-V, AVR) are likely to be included soon, too, so the main folder of the QEMU sources slowly gets quite overcrowded with the target-xxx folders. To disburden the main folder a little bit, let's move the target-xxx folders into a dedicated target/ folder, so that target-xxx/ simply becomes target/xxx/ instead. Acked-by: Laurent Vivier <laurent@vivier.eu> [m68k part] Acked-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> [tricore part] Acked-by: Michael Walle <michael@walle.cc> [lm32 part] Acked-by: Cornelia Huck <cornelia.huck@de.ibm.com> [s390x part] Reviewed-by: Christian Borntraeger <borntraeger@de.ibm.com> [s390x part] Acked-by: Eduardo Habkost <ehabkost@redhat.com> [i386 part] Acked-by: Artyom Tarasenko <atar4qemu@gmail.com> [sparc part] Acked-by: Richard Henderson <rth@twiddle.net> [alpha part] Acked-by: Max Filippov <jcmvbkbc@gmail.com> [xtensa part] Reviewed-by: David Gibson <david@gibson.dropbear.id.au> [ppc part] Acked-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> [crisµblaze part] Acked-by: Guan Xuetao <gxt@mprc.pku.edu.cn> [unicore32 part] Signed-off-by: Thomas Huth <thuth@redhat.com>
		
			
				
	
	
		
			32 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			32 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| Correctness issues:
 | |
| 
 | |
| - some eflags manipulation incorrectly reset the bit 0x2.
 | |
| - SVM: test, cpu save/restore, SMM save/restore. 
 | |
| - x86_64: lcall/ljmp intel/amd differences ?
 | |
| - better code fetch (different exception handling + CS.limit support)
 | |
| - user/kernel PUSHL/POPL in helper.c
 | |
| - add missing cpuid tests
 | |
| - return UD exception if LOCK prefix incorrectly used
 | |
| - test ldt limit < 7 ?
 | |
| - fix some 16 bit sp push/pop overflow (pusha/popa, lcall lret)
 | |
| - full support of segment limit/rights 
 | |
| - full x87 exception support
 | |
| - improve x87 bit exactness (use bochs code ?)
 | |
| - DRx register support
 | |
| - CR0.AC emulation
 | |
| - SSE alignment checks
 | |
| 
 | |
| Optimizations/Features:
 | |
| 
 | |
| - add SVM nested paging support
 | |
| - add VMX support
 | |
| - add AVX support
 | |
| - add SSE5 support
 | |
| - fxsave/fxrstor AMD extensions
 | |
| - improve monitor/mwait support
 | |
| - faster EFLAGS update: consider SZAP, C, O can be updated separately
 | |
|   with a bit field in CC_OP and more state variables.
 | |
| - evaluate x87 stack pointer statically
 | |
| - find a way to avoid translating several time the same TB if CR0.TS
 | |
|   is set or not.
 |