Bin Meng 281c5c95b2 hw/sd: ssi-sd: Fix incorrect card response sequence
Per the "Physical Layer Specification Version 8.00" chapter 7.5.1,
"Command/Response", there is a minimum 8 clock cycles (Ncr) before
the card response shows up on the data out line. However current
implementation jumps directly to the sending response state after
all 6 bytes command is received, which is a spec violation.

Add a new state PREP_RESP in the ssi-sd state machine to handle it.

Fixes: 775616c3ae8c ("Partial SD card SPI mode support")
Signed-off-by: Bin Meng <bin.meng@windriver.com>
Tested-by: Pragnesh Patel <pragnesh.patel@sifive.com>
Reviewed-by: Pragnesh Patel <pragnesh.patel@sifive.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20210123104016.17485-4-bmeng.cn@gmail.com>
[PMD: Change VMState version id 2 -> 3]
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
2021-01-24 18:53:20 +01:00
..
2021-01-17 06:42:54 -05:00
2021-01-12 21:19:02 +00:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2021-01-21 10:44:28 +00:00
2021-01-08 15:13:38 +00:00
2020-12-10 12:15:07 -05:00
2021-01-17 06:42:54 -05:00
2021-01-08 15:13:38 +00:00
2020-12-10 12:15:18 -05:00
2021-01-18 15:19:06 +00:00
2020-12-10 12:15:08 -05:00
2020-08-21 06:30:25 -04:00
2020-08-27 14:04:55 -04:00
2021-01-01 22:57:15 +00:00
2020-12-10 12:15:06 -05:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00