 83fcaefd9d
			
		
	
	
		83fcaefd9d
		
	
	
	
	
		
			
			We add common helper routines which can be shared by RISC-V multi-socket NUMA machines. We have two types of helpers: 1. riscv_socket_xyz() - These helper assist managing multiple sockets irrespective whether QEMU NUMA is enabled/disabled 2. riscv_numa_xyz() - These helpers assist in providing necessary QEMU machine callbacks for QEMU NUMA emulation Signed-off-by: Anup Patel <anup.patel@wdc.com> Reviewed-by: Atish Patra <atish.patra@wdc.com> Message-Id: <20200616032229.766089-4-anup.patel@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
		
			
				
	
	
		
			21 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Meson
		
	
	
	
	
	
			
		
		
	
	
			21 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Meson
		
	
	
	
	
	
| riscv_ss = ss.source_set()
 | |
| riscv_ss.add(files('boot.c'))
 | |
| riscv_ss.add(files('numa.c'))
 | |
| riscv_ss.add(when: 'CONFIG_HART', if_true: files('riscv_hart.c'))
 | |
| riscv_ss.add(when: 'CONFIG_OPENTITAN', if_true: files('opentitan.c'))
 | |
| riscv_ss.add(when: 'CONFIG_RISCV_VIRT', if_true: files('virt.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE', if_true: files('sifive_clint.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE', if_true: files('sifive_gpio.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE', if_true: files('sifive_plic.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE', if_true: files('sifive_test.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE', if_true: files('sifive_uart.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE_E', if_true: files('sifive_e.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE_E', if_true: files('sifive_e_prci.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE_U', if_true: files('sifive_u.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE_U', if_true: files('sifive_u_otp.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SIFIVE_U', if_true: files('sifive_u_prci.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SPIKE', if_true: files('riscv_htif.c'))
 | |
| riscv_ss.add(when: 'CONFIG_SPIKE', if_true: files('spike.c'))
 | |
| 
 | |
| hw_arch += {'riscv': riscv_ss}
 |