Jinjie Ruan 0e9f4e8e7b hw/intc/arm_gicv3: Add irq non-maskable property
A SPI, PPI or SGI interrupt can have non-maskable property. So maintain
non-maskable property in PendingIrq and GICR/GICD. Since add new device
state, it also needs to be migrated, so also save NMI info in
vmstate_gicv3_cpu and vmstate_gicv3.

Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com>
Acked-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20240407081733.3231820-16-ruanjinjie@huawei.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2024-04-25 10:21:05 +01:00
..
2023-12-29 11:17:30 +11:00
2024-03-09 18:51:45 +01:00
2023-12-29 11:17:30 +11:00
2023-10-20 08:51:41 +02:00
2023-07-25 17:13:53 +03:00
2023-07-25 17:13:53 +03:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2022-04-21 09:27:54 -07:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-02-27 22:29:01 +01:00
2023-12-29 11:17:30 +11:00
2023-09-21 11:31:16 +03:00
2023-12-29 11:17:30 +11:00
2023-09-21 11:31:16 +03:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-09-21 11:31:16 +03:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-09-21 11:31:16 +03:00
2023-12-29 11:17:30 +11:00
2023-09-21 11:31:16 +03:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00