SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

target/arm: Use TRANS_FEAT for FTMAD

Browse Source 
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220527181907.189259-89-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2022-05-27 11:18:41 -07:00 committed by Peter Maydell
parent 9c99ef6677
commit cdd8592337
1 changed files with 7 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
target/arm/translate-sve.c
View File

@ -3715,28 +3715,13 @@ DO_PPZ(FCMNE_ppz0, fcmne0)
*** SVE floating-point trig multiply-add coefficient *** SVE floating-point trig multiply-add coefficient
*/ */
static bool trans_FTMAD(DisasContext *s, arg_FTMAD *a) static gen_helper_gvec_3_ptr * const ftmad_fns[4] = {
{ NULL, gen_helper_sve_ftmad_h,
static gen_helper_gvec_3_ptr * const fns[3] = { gen_helper_sve_ftmad_s, gen_helper_sve_ftmad_d,
gen_helper_sve_ftmad_h,
gen_helper_sve_ftmad_s,
gen_helper_sve_ftmad_d,
}; };
TRANS_FEAT(FTMAD, aa64_sve, gen_gvec_fpst_zzz,
if (a->esz == 0) { ftmad_fns[a->esz], a->rd, a->rn, a->rm, a->imm,
return false; a->esz == MO_16 ? FPST_FPCR_F16 : FPST_FPCR)
}
if (sve_access_check(s)) {
unsigned vsz = vec_full_reg_size(s);
TCGv_ptr status = fpstatus_ptr(a->esz == MO_16 ? FPST_FPCR_F16 : FPST_FPCR);
tcg_gen_gvec_3_ptr(vec_full_reg_offset(s, a->rd),
vec_full_reg_offset(s, a->rn),
vec_full_reg_offset(s, a->rm),
status, vsz, vsz, a->imm, fns[a->esz - 1]);
tcg_temp_free_ptr(status);
}
return true;
}
/* /*
*** SVE Floating Point Accumulating Reduction Group *** SVE Floating Point Accumulating Reduction Group