SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

target/i386: use tcg_gen_ext_tl when applicable

Browse Source 
Prefer it to gen_ext_tl in the common case where the destination is known.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Paolo Bonzini 2024-09-03 09:50:00 +02:00
parent cf4344639b
commit a635390f05
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
target/i386/tcg/translate.c
View File

@ -883,16 +883,16 @@ static CCPrepare gen_prepare_eflags_c(DisasContext *s, TCGv reg)
case CC_OP_SUBB ... CC_OP_SUBQ: case CC_OP_SUBB ... CC_OP_SUBQ:
/* (DATA_TYPE)CC_SRCT < (DATA_TYPE)CC_SRC */ /* (DATA_TYPE)CC_SRCT < (DATA_TYPE)CC_SRC */
size = s->cc_op - CC_OP_SUBB; size = s->cc_op - CC_OP_SUBB;
gen_ext_tl(s->cc_srcT, s->cc_srcT, size, false); tcg_gen_ext_tl(s->cc_srcT, s->cc_srcT, size);
gen_ext_tl(cpu_cc_src, cpu_cc_src, size, false); tcg_gen_ext_tl(cpu_cc_src, cpu_cc_src, size);
return (CCPrepare) { .cond = TCG_COND_LTU, .reg = s->cc_srcT, return (CCPrepare) { .cond = TCG_COND_LTU, .reg = s->cc_srcT,
.reg2 = cpu_cc_src, .use_reg2 = true }; .reg2 = cpu_cc_src, .use_reg2 = true };
case CC_OP_ADDB ... CC_OP_ADDQ: case CC_OP_ADDB ... CC_OP_ADDQ:
/* (DATA_TYPE)CC_DST < (DATA_TYPE)CC_SRC */ /* (DATA_TYPE)CC_DST < (DATA_TYPE)CC_SRC */
size = s->cc_op - CC_OP_ADDB; size = s->cc_op - CC_OP_ADDB;
gen_ext_tl(cpu_cc_dst, cpu_cc_dst, size, false); tcg_gen_ext_tl(cpu_cc_dst, cpu_cc_dst, size);
gen_ext_tl(cpu_cc_src, cpu_cc_src, size, false); tcg_gen_ext_tl(cpu_cc_src, cpu_cc_src, size);
return (CCPrepare) { .cond = TCG_COND_LTU, .reg = cpu_cc_dst, return (CCPrepare) { .cond = TCG_COND_LTU, .reg = cpu_cc_dst,
.reg2 = cpu_cc_src, .use_reg2 = true }; .reg2 = cpu_cc_src, .use_reg2 = true };
@ -1041,8 +1041,8 @@ static CCPrepare gen_prepare_cc(DisasContext *s, int b, TCGv reg)
size = s->cc_op - CC_OP_SUBB; size = s->cc_op - CC_OP_SUBB;
switch (jcc_op) { switch (jcc_op) {
case JCC_BE: case JCC_BE:
gen_ext_tl(s->cc_srcT, s->cc_srcT, size, false); tcg_gen_ext_tl(s->cc_srcT, s->cc_srcT, size);
gen_ext_tl(cpu_cc_src, cpu_cc_src, size, false); tcg_gen_ext_tl(cpu_cc_src, cpu_cc_src, size);
cc = (CCPrepare) { .cond = TCG_COND_LEU, .reg = s->cc_srcT, cc = (CCPrepare) { .cond = TCG_COND_LEU, .reg = s->cc_srcT,
.reg2 = cpu_cc_src, .use_reg2 = true }; .reg2 = cpu_cc_src, .use_reg2 = true };
break; break;
@ -1052,8 +1052,8 @@ static CCPrepare gen_prepare_cc(DisasContext *s, int b, TCGv reg)
case JCC_LE: case JCC_LE:
cond = TCG_COND_LE; cond = TCG_COND_LE;
fast_jcc_l: fast_jcc_l:
gen_ext_tl(s->cc_srcT, s->cc_srcT, size, true); tcg_gen_ext_tl(s->cc_srcT, s->cc_srcT, size | MO_SIGN);
gen_ext_tl(cpu_cc_src, cpu_cc_src, size, true); tcg_gen_ext_tl(cpu_cc_src, cpu_cc_src, size | MO_SIGN);
cc = (CCPrepare) { .cond = cond, .reg = s->cc_srcT, cc = (CCPrepare) { .cond = cond, .reg = s->cc_srcT,
.reg2 = cpu_cc_src, .use_reg2 = true }; .reg2 = cpu_cc_src, .use_reg2 = true };
break; break;