SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

docs/cxl: Fix sentence

Browse Source 
Signed-off-by: Stefan Weil <sw@weilnetz.de>
Message-Id: <20230409201828.1159568-1-sw@weilnetz.de>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
Stefan Weil 2023-04-09 22:18:28 +02:00 committed by Michael S. Tsirkin
parent 2b6fc0b859
commit 8a9ede6f51
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/system/devices/cxl.rst
View File

@ -111,7 +111,7 @@ Interfaces provided include:
CXL Root Ports (CXL RP) CXL Root Ports (CXL RP)
~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~
A CXL Root Port servers te same purpose as a PCIe Root Port. A CXL Root Port serves the same purpose as a PCIe Root Port.
There are a number of CXL specific Designated Vendor Specific There are a number of CXL specific Designated Vendor Specific
Extended Capabilities (DVSEC) in PCIe Configuration Space Extended Capabilities (DVSEC) in PCIe Configuration Space
and associated component register access via PCI bars. and associated component register access via PCI bars.