SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

hw/intc/loongson_ipi: Access memory in little endian

Browse Source 
Loongson IPI is only available in little-endian,
so use that to access the guest memory (in case
we run on a big-endian host).

Cc: qemu-stable@nongnu.org
Signed-off-by: Bibo Mao <maobibo@loongson.cn>
Fixes: f6783e3438 ("hw/loongarch: Add LoongArch ipi interrupt support")
[PMD: Extracted from bigger commit, added commit description]
Co-Developed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Bibo Mao <maobibo@loongson.cn>
Tested-by: Bibo Mao <maobibo@loongson.cn>
Acked-by: Song Gao <gaosong@loongson.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Tested-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Message-Id: <20240718133312.10324-3-philmd@linaro.org>
This commit is contained in:
Bibo Mao 2024-07-16 23:41:23 +02:00 committed by Philippe Mathieu-Daudé
parent 35422553bc
commit 2465c89fb9
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
hw/intc/loongson_ipi.c
View File

@ -14,6 +14,7 @@
#include "qapi/error.h" #include "qapi/error.h"
#include "qemu/log.h" #include "qemu/log.h"
#include "exec/address-spaces.h" #include "exec/address-spaces.h"
#include "exec/memory.h"
#include "migration/vmstate.h" #include "migration/vmstate.h"
#ifdef TARGET_LOONGARCH64 #ifdef TARGET_LOONGARCH64
#include "target/loongarch/cpu.h" #include "target/loongarch/cpu.h"
@ -102,7 +103,7 @@ static MemTxResult send_ipi_data(CPUState *cpu, uint64_t val, hwaddr addr,
* if the mask is 0, we need not to do anything. * if the mask is 0, we need not to do anything.
*/ */
if ((val >> 27) & 0xf) { if ((val >> 27) & 0xf) {
data = address_space_ldl(iocsr_as, addr, attrs, NULL); data = address_space_ldl_le(iocsr_as, addr, attrs, NULL);
for (i = 0; i < 4; i++) { for (i = 0; i < 4; i++) {
/* get mask for byte writing */ /* get mask for byte writing */
if (val & (0x1 << (27 + i))) { if (val & (0x1 << (27 + i))) {
@ -113,7 +114,7 @@ static MemTxResult send_ipi_data(CPUState *cpu, uint64_t val, hwaddr addr,
data &= mask; data &= mask;
data |= (val >> 32) & ~mask; data |= (val >> 32) & ~mask;
address_space_stl(iocsr_as, addr, data, attrs, NULL); address_space_stl_le(iocsr_as, addr, data, attrs, NULL);
return MEMTX_OK; return MEMTX_OK;
} }