SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

target/arm: Improve gen_top_byte_ignore

Browse Source 
Use simple arithmetic instead of a conditional
move when tbi0 != tbi1.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210212184902.1251044-22-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2021-02-12 10:48:52 -08:00 committed by Peter Maydell
parent 0e0c030c68
commit 2169b5c6f7
1 changed files with 14 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
target/arm/translate-a64.c
View File

@ -183,17 +183,20 @@ static void gen_top_byte_ignore(DisasContext *s, TCGv_i64 dst,
/* Sign-extend from bit 55. */ /* Sign-extend from bit 55. */
tcg_gen_sextract_i64(dst, src, 0, 56); tcg_gen_sextract_i64(dst, src, 0, 56);
if (tbi != 3) { switch (tbi) {
TCGv_i64 tcg_zero = tcg_const_i64(0); case 1:
/* tbi0 but !tbi1: only use the extension if positive */
/* tcg_gen_and_i64(dst, dst, src);
* The two TBI bits differ. break;
* If tbi0, then !tbi1: only use the extension if positive. case 2:
* if !tbi0, then tbi1: only use the extension if negative. /* !tbi0 but tbi1: only use the extension if negative */
*/ tcg_gen_or_i64(dst, dst, src);
tcg_gen_movcond_i64(tbi == 1 ? TCG_COND_GE : TCG_COND_LT, break;
dst, dst, tcg_zero, dst, src); case 3:
tcg_temp_free_i64(tcg_zero); /* tbi0 and tbi1: always use the extension */
break;
default:
g_assert_not_reached();
} }
} }
} }