SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

hw/arm/fsl-imx8mp: Add on-chip RAM

Browse Source 
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Bernhard Beschow <shentey@gmail.com>
Message-id: 20250223114708.1780-18-shentey@gmail.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Bernhard Beschow 2025-02-23 12:47:07 +01:00 committed by Peter Maydell
parent 4226c39fea
commit 1aaf347868
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
hw/arm/fsl-imx8mp.c
View File

@ -644,6 +644,16 @@ static void fsl_imx8mp_realize(DeviceState *dev, Error **errp)
sysbus_mmio_map(SYS_BUS_DEVICE(&s->pcie_phy), 0, sysbus_mmio_map(SYS_BUS_DEVICE(&s->pcie_phy), 0,
fsl_imx8mp_memmap[FSL_IMX8MP_PCIE_PHY1].addr); fsl_imx8mp_memmap[FSL_IMX8MP_PCIE_PHY1].addr);
/* On-Chip RAM */
if (!memory_region_init_ram(&s->ocram, NULL, "imx8mp.ocram",
fsl_imx8mp_memmap[FSL_IMX8MP_OCRAM].size,
errp)) {
return;
}
memory_region_add_subregion(get_system_memory(),
fsl_imx8mp_memmap[FSL_IMX8MP_OCRAM].addr,
&s->ocram);
/* Unimplemented devices */ /* Unimplemented devices */
for (i = 0; i < ARRAY_SIZE(fsl_imx8mp_memmap); i++) { for (i = 0; i < ARRAY_SIZE(fsl_imx8mp_memmap); i++) {
switch (i) { switch (i) {
@ -655,6 +665,7 @@ static void fsl_imx8mp_realize(DeviceState *dev, Error **errp)
case FSL_IMX8MP_ECSPI1 ... FSL_IMX8MP_ECSPI3: case FSL_IMX8MP_ECSPI1 ... FSL_IMX8MP_ECSPI3:
case FSL_IMX8MP_ENET1: case FSL_IMX8MP_ENET1:
case FSL_IMX8MP_I2C1 ... FSL_IMX8MP_I2C6: case FSL_IMX8MP_I2C1 ... FSL_IMX8MP_I2C6:
case FSL_IMX8MP_OCRAM:
case FSL_IMX8MP_PCIE1: case FSL_IMX8MP_PCIE1:
case FSL_IMX8MP_PCIE_PHY1: case FSL_IMX8MP_PCIE_PHY1:
case FSL_IMX8MP_RAM: case FSL_IMX8MP_RAM:

1
include/hw/arm/fsl-imx8mp.h
View File

@ -68,6 +68,7 @@ struct FslImx8mpState {
DesignwarePCIEHost pcie; DesignwarePCIEHost pcie;
FslImx8mPciePhyState pcie_phy; FslImx8mPciePhyState pcie_phy;
OrIRQState gpt5_gpt6_irq; OrIRQState gpt5_gpt6_irq;
MemoryRegion ocram;
uint32_t phy_num; uint32_t phy_num;
bool phy_connected; bool phy_connected;