SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

target/arm: Convert FCADD to decodetree

Browse Source 
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20240625183536.1672454-12-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2024-06-25 11:35:34 -07:00 committed by Peter Maydell
parent 6515b13e87
commit 0f46ebee63
2 changed files with 13 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
target/arm/tcg/a64.decode
View File

@ -957,6 +957,9 @@ SMMLA 0100 1110 100 ..... 10100 1 ..... ..... @rrr_q1e0
UMMLA 0110 1110 100 ..... 10100 1 ..... ..... @rrr_q1e0 UMMLA 0110 1110 100 ..... 10100 1 ..... ..... @rrr_q1e0
USMMLA 0100 1110 100 ..... 10101 1 ..... ..... @rrr_q1e0 USMMLA 0100 1110 100 ..... 10101 1 ..... ..... @rrr_q1e0
FCADD_90 0.10 1110 ..0 ..... 11100 1 ..... ..... @qrrr_e
FCADD_270 0.10 1110 ..0 ..... 11110 1 ..... ..... @qrrr_e
### Advanced SIMD scalar x indexed element ### Advanced SIMD scalar x indexed element
FMUL_si 0101 1111 00 .. .... 1001 . 0 ..... ..... @rrx_h FMUL_si 0101 1111 00 .. .... 1001 . 0 ..... ..... @rrx_h

33
target/arm/tcg/translate-a64.c
View File

@ -5623,6 +5623,14 @@ static bool trans_BFMLAL_v(DisasContext *s, arg_qrrr_e *a)
return true; return true;
} }
static gen_helper_gvec_3_ptr * const f_vector_fcadd[3] = {
gen_helper_gvec_fcaddh,
gen_helper_gvec_fcadds,
gen_helper_gvec_fcaddd,
};
TRANS_FEAT(FCADD_90, aa64_fcma, do_fp3_vector, a, 0, f_vector_fcadd)
TRANS_FEAT(FCADD_270, aa64_fcma, do_fp3_vector, a, 1, f_vector_fcadd)
/* /*
* Advanced SIMD scalar/vector x indexed element * Advanced SIMD scalar/vector x indexed element
*/ */
@ -10957,8 +10965,6 @@ static void disas_simd_three_reg_same_extra(DisasContext *s, uint32_t insn)
case 0x19: /* FCMLA, #90 */ case 0x19: /* FCMLA, #90 */
case 0x1a: /* FCMLA, #180 */ case 0x1a: /* FCMLA, #180 */
case 0x1b: /* FCMLA, #270 */ case 0x1b: /* FCMLA, #270 */
case 0x1c: /* FCADD, #90 */
case 0x1e: /* FCADD, #270 */
if (size == 0 if (size == 0
|| (size == 1 && !dc_isar_feature(aa64_fp16, s)) || (size == 1 && !dc_isar_feature(aa64_fp16, s))
|| (size == 3 && !is_q)) { || (size == 3 && !is_q)) {
@ -10976,7 +10982,9 @@ static void disas_simd_three_reg_same_extra(DisasContext *s, uint32_t insn)
case 0x11: /* SQRDMLSH (vector) */ case 0x11: /* SQRDMLSH (vector) */
case 0x12: /* UDOT (vector) */ case 0x12: /* UDOT (vector) */
case 0x14: /* UMMLA */ case 0x14: /* UMMLA */
case 0x1c: /* FCADD, #90 */
case 0x1d: /* BFMMLA */ case 0x1d: /* BFMMLA */
case 0x1e: /* FCADD, #270 */
case 0x1f: /* BFDOT / BFMLAL */ case 0x1f: /* BFDOT / BFMLAL */
unallocated_encoding(s); unallocated_encoding(s);
return; return;
@ -11013,27 +11021,6 @@ static void disas_simd_three_reg_same_extra(DisasContext *s, uint32_t insn)
} }
return; return;
case 0xc: /* FCADD, #90 */
case 0xe: /* FCADD, #270 */
rot = extract32(opcode, 1, 1);
switch (size) {
case 1:
gen_gvec_op3_fpst(s, is_q, rd, rn, rm, size == 1, rot,
gen_helper_gvec_fcaddh);
break;
case 2:
gen_gvec_op3_fpst(s, is_q, rd, rn, rm, size == 1, rot,
gen_helper_gvec_fcadds);
break;
case 3:
gen_gvec_op3_fpst(s, is_q, rd, rn, rm, size == 1, rot,
gen_helper_gvec_fcaddd);
break;
default:
g_assert_not_reached();
}
return;
default: default:
g_assert_not_reached(); g_assert_not_reached();
} }