73 lines
1.4 KiB
YAML
73 lines
1.4 KiB
YAML
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/display/tegra/nvidia,tegra124-vic.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: NVIDIA Tegra Video Image Composer
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Thierry Reding <thierry.reding@gmail.com>
|
||
|
|
- Jon Hunter <jonathanh@nvidia.com>
|
||
|
|
|
||
|
|
properties:
|
||
|
|
$nodename:
|
||
|
|
pattern: "^vic@[0-9a-f]+$"
|
||
|
|
|
||
|
|
compatible:
|
||
|
|
oneOf:
|
||
|
|
- enum:
|
||
|
|
- nvidia,tegra124-vic
|
||
|
|
- nvidia,tegra210-vic
|
||
|
|
- nvidia,tegra186-vic
|
||
|
|
- nvidia,tegra194-vic
|
||
|
|
- nvidia,tegra234-vic
|
||
|
|
|
||
|
|
- items:
|
||
|
|
- const: nvidia,tegra132-vic
|
||
|
|
- const: nvidia,tegra124-vic
|
||
|
|
|
||
|
|
reg:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
interrupts:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
items:
|
||
|
|
- description: clock input for the VIC hardware
|
||
|
|
|
||
|
|
clock-names:
|
||
|
|
items:
|
||
|
|
- const: vic
|
||
|
|
|
||
|
|
resets:
|
||
|
|
items:
|
||
|
|
- description: module reset
|
||
|
|
|
||
|
|
reset-names:
|
||
|
|
items:
|
||
|
|
- const: vic
|
||
|
|
|
||
|
|
power-domains:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
iommus:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
interconnects:
|
||
|
|
description: Description of the interconnect paths for the VIC;
|
||
|
|
see ../interconnect/interconnect.txt for details.
|
||
|
|
items:
|
||
|
|
- description: memory read client for VIC
|
||
|
|
- description: memory write client for VIC
|
||
|
|
|
||
|
|
interconnect-names:
|
||
|
|
items:
|
||
|
|
- const: dma-mem # read
|
||
|
|
- const: write
|
||
|
|
|
||
|
|
dma-coherent: true
|
||
|
|
|
||
|
|
additionalProperties: false
|