261 lines
9.4 KiB
LLVM
261 lines
9.4 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+ssse3 | FileCheck %s --check-prefixes=SSE,SSE-SLOW
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+ssse3,fast-hops | FileCheck %s --check-prefixes=SSE,SSE-FAST
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+avx | FileCheck %s --check-prefixes=AVX,AVX1,AVX1-SLOW
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+avx,fast-hops | FileCheck %s --check-prefixes=AVX,AVX1,AVX1-FAST
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=AVX,AVX2
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+avx2,fast-hops | FileCheck %s --check-prefixes=AVX,AVX2
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+avx512vl | FileCheck %s --check-prefixes=AVX,AVX512
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+avx512vl,fast-hops | FileCheck %s --check-prefixes=AVX,AVX512
|
||
|
|
|
||
|
|
; Verify that we correctly fold horizontal binop even in the presence of UNDEFs.
|
||
|
|
|
||
|
|
define <8 x i32> @test14_undef(<8 x i32> %a, <8 x i32> %b) {
|
||
|
|
; SSE-LABEL: test14_undef:
|
||
|
|
; SSE: # %bb.0:
|
||
|
|
; SSE-NEXT: phaddd %xmm2, %xmm0
|
||
|
|
; SSE-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX-LABEL: test14_undef:
|
||
|
|
; AVX: # %bb.0:
|
||
|
|
; AVX-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX-NEXT: retq
|
||
|
|
%vecext = extractelement <8 x i32> %a, i32 0
|
||
|
|
%vecext1 = extractelement <8 x i32> %a, i32 1
|
||
|
|
%add = add i32 %vecext, %vecext1
|
||
|
|
%vecinit = insertelement <8 x i32> undef, i32 %add, i32 0
|
||
|
|
%vecext2 = extractelement <8 x i32> %b, i32 2
|
||
|
|
%vecext3 = extractelement <8 x i32> %b, i32 3
|
||
|
|
%add4 = add i32 %vecext2, %vecext3
|
||
|
|
%vecinit5 = insertelement <8 x i32> %vecinit, i32 %add4, i32 3
|
||
|
|
ret <8 x i32> %vecinit5
|
||
|
|
}
|
||
|
|
|
||
|
|
; integer horizontal adds instead of two scalar adds followed by vector inserts.
|
||
|
|
define <8 x i32> @test15_undef(<8 x i32> %a, <8 x i32> %b) {
|
||
|
|
; SSE-SLOW-LABEL: test15_undef:
|
||
|
|
; SSE-SLOW: # %bb.0:
|
||
|
|
; SSE-SLOW-NEXT: movd %xmm0, %eax
|
||
|
|
; SSE-SLOW-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,1,1]
|
||
|
|
; SSE-SLOW-NEXT: movd %xmm0, %ecx
|
||
|
|
; SSE-SLOW-NEXT: addl %eax, %ecx
|
||
|
|
; SSE-SLOW-NEXT: movd %xmm3, %eax
|
||
|
|
; SSE-SLOW-NEXT: pshufd {{.*#+}} xmm0 = xmm3[1,1,1,1]
|
||
|
|
; SSE-SLOW-NEXT: movd %xmm0, %edx
|
||
|
|
; SSE-SLOW-NEXT: addl %eax, %edx
|
||
|
|
; SSE-SLOW-NEXT: movd %ecx, %xmm0
|
||
|
|
; SSE-SLOW-NEXT: movd %edx, %xmm1
|
||
|
|
; SSE-SLOW-NEXT: pshufd {{.*#+}} xmm1 = xmm1[0,1,0,1]
|
||
|
|
; SSE-SLOW-NEXT: retq
|
||
|
|
;
|
||
|
|
; SSE-FAST-LABEL: test15_undef:
|
||
|
|
; SSE-FAST: # %bb.0:
|
||
|
|
; SSE-FAST-NEXT: movdqa %xmm3, %xmm1
|
||
|
|
; SSE-FAST-NEXT: phaddd %xmm0, %xmm0
|
||
|
|
; SSE-FAST-NEXT: phaddd %xmm3, %xmm1
|
||
|
|
; SSE-FAST-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX1-SLOW-LABEL: test15_undef:
|
||
|
|
; AVX1-SLOW: # %bb.0:
|
||
|
|
; AVX1-SLOW-NEXT: vmovd %xmm0, %eax
|
||
|
|
; AVX1-SLOW-NEXT: vpextrd $1, %xmm0, %ecx
|
||
|
|
; AVX1-SLOW-NEXT: addl %eax, %ecx
|
||
|
|
; AVX1-SLOW-NEXT: vextractf128 $1, %ymm1, %xmm0
|
||
|
|
; AVX1-SLOW-NEXT: vmovd %xmm0, %eax
|
||
|
|
; AVX1-SLOW-NEXT: vpextrd $1, %xmm0, %edx
|
||
|
|
; AVX1-SLOW-NEXT: addl %eax, %edx
|
||
|
|
; AVX1-SLOW-NEXT: vmovd %ecx, %xmm0
|
||
|
|
; AVX1-SLOW-NEXT: vmovd %edx, %xmm1
|
||
|
|
; AVX1-SLOW-NEXT: vpshufd {{.*#+}} xmm1 = xmm1[0,1,0,1]
|
||
|
|
; AVX1-SLOW-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
||
|
|
; AVX1-SLOW-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX1-FAST-LABEL: test15_undef:
|
||
|
|
; AVX1-FAST: # %bb.0:
|
||
|
|
; AVX1-FAST-NEXT: vphaddd %xmm0, %xmm0, %xmm0
|
||
|
|
; AVX1-FAST-NEXT: vextractf128 $1, %ymm1, %xmm1
|
||
|
|
; AVX1-FAST-NEXT: vphaddd %xmm1, %xmm1, %xmm1
|
||
|
|
; AVX1-FAST-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
||
|
|
; AVX1-FAST-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX2-LABEL: test15_undef:
|
||
|
|
; AVX2: # %bb.0:
|
||
|
|
; AVX2-NEXT: vphaddd %ymm1, %ymm0, %ymm0
|
||
|
|
; AVX2-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512-LABEL: test15_undef:
|
||
|
|
; AVX512: # %bb.0:
|
||
|
|
; AVX512-NEXT: vphaddd %ymm1, %ymm0, %ymm0
|
||
|
|
; AVX512-NEXT: retq
|
||
|
|
%vecext = extractelement <8 x i32> %a, i32 0
|
||
|
|
%vecext1 = extractelement <8 x i32> %a, i32 1
|
||
|
|
%add = add i32 %vecext, %vecext1
|
||
|
|
%vecinit = insertelement <8 x i32> undef, i32 %add, i32 0
|
||
|
|
%vecext2 = extractelement <8 x i32> %b, i32 4
|
||
|
|
%vecext3 = extractelement <8 x i32> %b, i32 5
|
||
|
|
%add4 = add i32 %vecext2, %vecext3
|
||
|
|
%vecinit5 = insertelement <8 x i32> %vecinit, i32 %add4, i32 6
|
||
|
|
ret <8 x i32> %vecinit5
|
||
|
|
}
|
||
|
|
|
||
|
|
define <8 x i32> @PR40243_alt(<8 x i32> %a, <8 x i32> %b) {
|
||
|
|
; SSE-LABEL: PR40243_alt:
|
||
|
|
; SSE: # %bb.0:
|
||
|
|
; SSE-NEXT: phaddd %xmm3, %xmm1
|
||
|
|
; SSE-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX1-LABEL: PR40243_alt:
|
||
|
|
; AVX1: # %bb.0:
|
||
|
|
; AVX1-NEXT: vextractf128 $1, %ymm1, %xmm1
|
||
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
||
|
|
; AVX1-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm0, %ymm0
|
||
|
|
; AVX1-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX2-LABEL: PR40243_alt:
|
||
|
|
; AVX2: # %bb.0:
|
||
|
|
; AVX2-NEXT: vphaddd %ymm1, %ymm0, %ymm0
|
||
|
|
; AVX2-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512-LABEL: PR40243_alt:
|
||
|
|
; AVX512: # %bb.0:
|
||
|
|
; AVX512-NEXT: vphaddd %ymm1, %ymm0, %ymm0
|
||
|
|
; AVX512-NEXT: retq
|
||
|
|
%a4 = extractelement <8 x i32> %a, i32 4
|
||
|
|
%a5 = extractelement <8 x i32> %a, i32 5
|
||
|
|
%add4 = add i32 %a4, %a5
|
||
|
|
%b6 = extractelement <8 x i32> %b, i32 6
|
||
|
|
%b7 = extractelement <8 x i32> %b, i32 7
|
||
|
|
%add7 = add i32 %b6, %b7
|
||
|
|
%r4 = insertelement <8 x i32> undef, i32 %add4, i32 4
|
||
|
|
%r = insertelement <8 x i32> %r4, i32 %add7, i32 7
|
||
|
|
ret <8 x i32> %r
|
||
|
|
}
|
||
|
|
|
||
|
|
define <8 x i32> @test16_undef(<8 x i32> %a, <8 x i32> %b) {
|
||
|
|
; SSE-LABEL: test16_undef:
|
||
|
|
; SSE: # %bb.0:
|
||
|
|
; SSE-NEXT: phaddd %xmm0, %xmm0
|
||
|
|
; SSE-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX-LABEL: test16_undef:
|
||
|
|
; AVX: # %bb.0:
|
||
|
|
; AVX-NEXT: vphaddd %xmm0, %xmm0, %xmm0
|
||
|
|
; AVX-NEXT: retq
|
||
|
|
%vecext = extractelement <8 x i32> %a, i32 0
|
||
|
|
%vecext1 = extractelement <8 x i32> %a, i32 1
|
||
|
|
%add = add i32 %vecext, %vecext1
|
||
|
|
%vecinit = insertelement <8 x i32> undef, i32 %add, i32 0
|
||
|
|
%vecext2 = extractelement <8 x i32> %a, i32 2
|
||
|
|
%vecext3 = extractelement <8 x i32> %a, i32 3
|
||
|
|
%add4 = add i32 %vecext2, %vecext3
|
||
|
|
%vecinit5 = insertelement <8 x i32> %vecinit, i32 %add4, i32 1
|
||
|
|
ret <8 x i32> %vecinit5
|
||
|
|
}
|
||
|
|
|
||
|
|
define <16 x i32> @test16_v16i32_undef(<16 x i32> %a, <16 x i32> %b) {
|
||
|
|
; SSE-LABEL: test16_v16i32_undef:
|
||
|
|
; SSE: # %bb.0:
|
||
|
|
; SSE-NEXT: phaddd %xmm0, %xmm0
|
||
|
|
; SSE-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX-LABEL: test16_v16i32_undef:
|
||
|
|
; AVX: # %bb.0:
|
||
|
|
; AVX-NEXT: vphaddd %xmm0, %xmm0, %xmm0
|
||
|
|
; AVX-NEXT: retq
|
||
|
|
%vecext = extractelement <16 x i32> %a, i32 0
|
||
|
|
%vecext1 = extractelement <16 x i32> %a, i32 1
|
||
|
|
%add = add i32 %vecext, %vecext1
|
||
|
|
%vecinit = insertelement <16 x i32> undef, i32 %add, i32 0
|
||
|
|
%vecext2 = extractelement <16 x i32> %a, i32 2
|
||
|
|
%vecext3 = extractelement <16 x i32> %a, i32 3
|
||
|
|
%add4 = add i32 %vecext2, %vecext3
|
||
|
|
%vecinit5 = insertelement <16 x i32> %vecinit, i32 %add4, i32 1
|
||
|
|
ret <16 x i32> %vecinit5
|
||
|
|
}
|
||
|
|
|
||
|
|
define <8 x i32> @test17_undef(<8 x i32> %a, <8 x i32> %b) {
|
||
|
|
; SSE-LABEL: test17_undef:
|
||
|
|
; SSE: # %bb.0:
|
||
|
|
; SSE-NEXT: phaddd %xmm1, %xmm0
|
||
|
|
; SSE-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX1-LABEL: test17_undef:
|
||
|
|
; AVX1: # %bb.0:
|
||
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
||
|
|
; AVX1-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX1-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX2-LABEL: test17_undef:
|
||
|
|
; AVX2: # %bb.0:
|
||
|
|
; AVX2-NEXT: vextracti128 $1, %ymm0, %xmm1
|
||
|
|
; AVX2-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX2-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512-LABEL: test17_undef:
|
||
|
|
; AVX512: # %bb.0:
|
||
|
|
; AVX512-NEXT: vextracti128 $1, %ymm0, %xmm1
|
||
|
|
; AVX512-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX512-NEXT: retq
|
||
|
|
%vecext = extractelement <8 x i32> %a, i32 0
|
||
|
|
%vecext1 = extractelement <8 x i32> %a, i32 1
|
||
|
|
%add1 = add i32 %vecext, %vecext1
|
||
|
|
%vecinit1 = insertelement <8 x i32> undef, i32 %add1, i32 0
|
||
|
|
%vecext2 = extractelement <8 x i32> %a, i32 2
|
||
|
|
%vecext3 = extractelement <8 x i32> %a, i32 3
|
||
|
|
%add2 = add i32 %vecext2, %vecext3
|
||
|
|
%vecinit2 = insertelement <8 x i32> %vecinit1, i32 %add2, i32 1
|
||
|
|
%vecext4 = extractelement <8 x i32> %a, i32 4
|
||
|
|
%vecext5 = extractelement <8 x i32> %a, i32 5
|
||
|
|
%add3 = add i32 %vecext4, %vecext5
|
||
|
|
%vecinit3 = insertelement <8 x i32> %vecinit2, i32 %add3, i32 2
|
||
|
|
%vecext6 = extractelement <8 x i32> %a, i32 6
|
||
|
|
%vecext7 = extractelement <8 x i32> %a, i32 7
|
||
|
|
%add4 = add i32 %vecext6, %vecext7
|
||
|
|
%vecinit4 = insertelement <8 x i32> %vecinit3, i32 %add4, i32 3
|
||
|
|
ret <8 x i32> %vecinit4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <16 x i32> @test17_v16i32_undef(<16 x i32> %a, <16 x i32> %b) {
|
||
|
|
; SSE-LABEL: test17_v16i32_undef:
|
||
|
|
; SSE: # %bb.0:
|
||
|
|
; SSE-NEXT: phaddd %xmm1, %xmm0
|
||
|
|
; SSE-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX1-LABEL: test17_v16i32_undef:
|
||
|
|
; AVX1: # %bb.0:
|
||
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
||
|
|
; AVX1-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX1-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX2-LABEL: test17_v16i32_undef:
|
||
|
|
; AVX2: # %bb.0:
|
||
|
|
; AVX2-NEXT: vextracti128 $1, %ymm0, %xmm1
|
||
|
|
; AVX2-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX2-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512-LABEL: test17_v16i32_undef:
|
||
|
|
; AVX512: # %bb.0:
|
||
|
|
; AVX512-NEXT: vextracti128 $1, %ymm0, %xmm1
|
||
|
|
; AVX512-NEXT: vphaddd %xmm1, %xmm0, %xmm0
|
||
|
|
; AVX512-NEXT: retq
|
||
|
|
%vecext = extractelement <16 x i32> %a, i32 0
|
||
|
|
%vecext1 = extractelement <16 x i32> %a, i32 1
|
||
|
|
%add1 = add i32 %vecext, %vecext1
|
||
|
|
%vecinit1 = insertelement <16 x i32> undef, i32 %add1, i32 0
|
||
|
|
%vecext2 = extractelement <16 x i32> %a, i32 2
|
||
|
|
%vecext3 = extractelement <16 x i32> %a, i32 3
|
||
|
|
%add2 = add i32 %vecext2, %vecext3
|
||
|
|
%vecinit2 = insertelement <16 x i32> %vecinit1, i32 %add2, i32 1
|
||
|
|
%vecext4 = extractelement <16 x i32> %a, i32 4
|
||
|
|
%vecext5 = extractelement <16 x i32> %a, i32 5
|
||
|
|
%add3 = add i32 %vecext4, %vecext5
|
||
|
|
%vecinit3 = insertelement <16 x i32> %vecinit2, i32 %add3, i32 2
|
||
|
|
%vecext6 = extractelement <16 x i32> %a, i32 6
|
||
|
|
%vecext7 = extractelement <16 x i32> %a, i32 7
|
||
|
|
%add4 = add i32 %vecext6, %vecext7
|
||
|
|
%vecinit4 = insertelement <16 x i32> %vecinit3, i32 %add4, i32 3
|
||
|
|
ret <16 x i32> %vecinit4
|
||
|
|
}
|
||
|
|
|