Peter Maydell
db596ae190
target-arm queue:
* raspi: Implement Broadcom Serial Controller (BSC) for BCM2835 boards
* hw/char/pl011: Add support for loopback
* STM32L4x5: Implement RCC clock control device
* target/arm: Do memory type alignment checks
* atomic.h: Reword confusing comment for qatomic_cmpxchg
* qemu-options.hx: Don't claim "-serial" has limit of 4 serial ports
-----BEGIN PGP SIGNATURE-----
iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmXnI4gZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3p5ED/wOtAHA3PK+WbQhVhnji3+k
gdhvVcldf+HLaI2v4tfaW152xjY80/j3PQFNkzptoXENA9U51F47oNYOIfULLZZX
FTKmw/mjTBc2LqJ8gLpS8Wkr/PFtDq9JJzDwZd0MwguXpzIJp31JJpESvXlAqjjv
FhuAcqNNuGwI2SXCBmp2lPoEMn8ExLDoG9rmzjxVZeZCyzUjVnJYM61ykhC4ByvK
j5+/a7pUcpgHSX5cbq7kFloPOx3JXI5lS6xUKhGXXk75qHRwiQIsxMcPq8PD1+ok
yrmp7cySwK8I7AlIPdDjpJmhU0OiBu+PkYiXmHlF2nvaUy6M0nVX2lSTzqj6VpVV
7yYhvWXHrtIA9AUspqTRsX7tP7iMJkco7qWfKSzYl+3pTbxS4+rEoee4jNR3hqsU
lbWC47sNVtTN507qIL1dcsu+BaeSsYVftfxtFql3odTqRB+ticsjDfKg69dRSFyk
SS0t8Zy3TdomcEoQkAv/ZSpkQnQUGavbRumCG58lJdiTwTuJUmGi1ufKBrD/GeKj
IlDEl9yvKiR8uvdjj6EQqr5kOj09mmN5nvokNsq5a4aNXBYoesszWK2xodzXE2x5
M9DHJ3S8xnN++p1idS2bikwEklG1XVQ/q52bDXQkUmQSNerVS1PCvg9hzYqA+x53
ihJtMcsmGVfxY8aQHyHweA==
=isAe
-----END PGP SIGNATURE-----
Merge tag 'pull-target-arm-20240305' of https://git.linaro.org/people/pmaydell/qemu-arm into staging
target-arm queue:
* raspi: Implement Broadcom Serial Controller (BSC) for BCM2835 boards
* hw/char/pl011: Add support for loopback
* STM32L4x5: Implement RCC clock control device
* target/arm: Do memory type alignment checks
* atomic.h: Reword confusing comment for qatomic_cmpxchg
* qemu-options.hx: Don't claim "-serial" has limit of 4 serial ports
# -----BEGIN PGP SIGNATURE-----
#
# iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmXnI4gZHHBldGVyLm1h
# eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3p5ED/wOtAHA3PK+WbQhVhnji3+k
# gdhvVcldf+HLaI2v4tfaW152xjY80/j3PQFNkzptoXENA9U51F47oNYOIfULLZZX
# FTKmw/mjTBc2LqJ8gLpS8Wkr/PFtDq9JJzDwZd0MwguXpzIJp31JJpESvXlAqjjv
# FhuAcqNNuGwI2SXCBmp2lPoEMn8ExLDoG9rmzjxVZeZCyzUjVnJYM61ykhC4ByvK
# j5+/a7pUcpgHSX5cbq7kFloPOx3JXI5lS6xUKhGXXk75qHRwiQIsxMcPq8PD1+ok
# yrmp7cySwK8I7AlIPdDjpJmhU0OiBu+PkYiXmHlF2nvaUy6M0nVX2lSTzqj6VpVV
# 7yYhvWXHrtIA9AUspqTRsX7tP7iMJkco7qWfKSzYl+3pTbxS4+rEoee4jNR3hqsU
# lbWC47sNVtTN507qIL1dcsu+BaeSsYVftfxtFql3odTqRB+ticsjDfKg69dRSFyk
# SS0t8Zy3TdomcEoQkAv/ZSpkQnQUGavbRumCG58lJdiTwTuJUmGi1ufKBrD/GeKj
# IlDEl9yvKiR8uvdjj6EQqr5kOj09mmN5nvokNsq5a4aNXBYoesszWK2xodzXE2x5
# M9DHJ3S8xnN++p1idS2bikwEklG1XVQ/q52bDXQkUmQSNerVS1PCvg9hzYqA+x53
# ihJtMcsmGVfxY8aQHyHweA==
# =isAe
# -----END PGP SIGNATURE-----
# gpg: Signature made Tue 05 Mar 2024 13:52:08 GMT
# gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg: issuer "peter.maydell@linaro.org"
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@gmail.com>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate]
# gpg: aka "Peter Maydell <peter@archaic.org.uk>" [ultimate]
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE
* tag 'pull-target-arm-20240305' of https://git.linaro.org/people/pmaydell/qemu-arm:
qemu-options.hx: Don't claim "-serial" has limit of 4 serial ports
atomic.h: Reword confusing comment for qatomic_cmpxchg
target/arm: Do memory type alignment check when translation enabled
target/arm: Do memory type alignment check when translation disabled
accel/tcg: Add TLB_CHECK_ALIGNED
accel/tcg: Add tlb_fill_flags to CPUTLBEntryFull
exec/memattrs: Remove target_tlb_bit*
target/arm: Support 32-byte alignment in pow2_align
tests/qtest/stm32l4x5_rcc-test.c: Add tests for the STM32L4x5_RCC
hw/arm/stm32l4x5_soc.c: Use the RCC Sysclk
hw/misc/stm32l4x5_rcc: Add write protections to CR register
hw/misc/stm32l4x5_rcc: Handle Register Updates
hw/misc/stm32l4x5_rcc: Initialize PLLs and clock multiplexers
hw/misc/stm32l4x5_rcc: Add an internal PLL Clock object
hw/misc/stm32l4x5_rcc: Add an internal clock multiplexer object
hw/misc/stm32l4x5_rcc: Implement STM32L4x5_RCC skeleton
hw/char/pl011: Add support for loopback
tests/qtest: Add testcase for BCM2835 BSC
hw/arm: Connect BSC to BCM2835 board as I2C0, I2C1 and I2C2
hw/i2c: Implement Broadcom Serial Controller (BSC)
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2024-03-05 13:54:54 +00:00
..
2023-10-03 08:00:25 -07:00
2023-02-08 07:28:05 +01:00
2023-10-07 19:02:33 +02:00
2024-03-05 13:22:56 +00:00
2020-11-15 17:04:40 +01:00
2016-07-12 16:20:46 +02:00
2023-03-20 12:43:50 +01:00
2024-03-01 15:42:04 +08:00
2024-01-26 12:19:35 +00:00
2022-03-22 14:40:51 +04:00
2021-01-07 05:09:41 -10:00
2022-02-21 13:30:20 +00:00
2023-12-19 19:03:38 +01:00
2022-12-15 16:07:43 +01:00
2021-06-25 14:24:24 +03:00
2023-10-17 15:20:53 +02:00
2022-12-14 16:19:35 +01:00
2020-06-23 15:46:05 +01:00
2024-01-08 10:45:43 -05:00
2022-03-04 18:14:40 +01:00
2024-01-08 10:45:43 -05:00
2022-05-11 16:50:01 +02:00
2023-09-15 13:57:00 +00:00
2023-05-23 15:20:15 +08:00
2023-08-31 19:47:43 +02:00
2019-06-11 20:22:09 +02:00
2023-06-02 12:27:19 -05:00
2020-12-10 12:15:18 -05:00
2023-02-08 07:28:05 +01:00
2023-10-31 15:41:42 +01:00
2019-05-13 08:58:55 +02:00
2023-02-10 14:12:06 +01:00
2022-04-21 17:09:09 +04:00
2022-03-06 06:19:47 -05:00
2024-01-10 06:58:50 +00:00
2016-06-07 18:19:23 +03:00
2020-11-15 17:04:40 +01:00
2017-10-16 20:57:13 +03:00
2023-10-06 13:27:48 +02:00
2023-02-17 14:34:24 +01:00
2020-10-15 16:06:27 +02:00
2023-05-30 15:50:17 +01:00
2023-09-06 11:19:33 +02:00
2022-02-21 13:30:20 +00:00
2021-03-09 21:47:45 +01:00
2023-11-13 11:35:47 +01:00
2022-12-20 17:09:41 -08:00
2023-06-05 13:11:24 +02:00
2023-08-31 19:47:43 +02:00
2019-05-13 08:58:55 +02:00
2023-12-21 22:49:27 +01:00
2022-05-11 16:50:01 +02:00
2023-01-20 07:21:46 +01:00
2022-04-20 10:51:11 -07:00
2023-06-13 17:42:01 +10:00
2022-02-21 13:30:20 +00:00
2024-01-08 10:45:43 -05:00
2022-03-07 13:16:49 +00:00
2019-09-11 08:46:17 +02:00
2023-04-24 11:29:00 +02:00
2022-11-06 09:48:50 +01:00
2022-02-21 13:30:20 +00:00
2024-02-28 11:31:28 +08:00
2020-12-10 17:16:44 +01:00
2019-01-11 15:46:55 +01:00
2022-04-21 17:03:51 +04:00
2024-02-14 07:44:38 +01:00
2016-07-12 16:20:46 +02:00
2023-03-22 15:06:57 +00:00
2023-09-16 14:57:15 +00:00
2024-02-28 09:11:42 +00:00
2019-05-13 08:58:55 +02:00
2023-08-31 19:47:43 +02:00
2023-01-19 10:18:28 +01:00
2019-06-12 13:20:20 +02:00
2024-02-28 09:11:42 +00:00
2022-03-22 14:40:51 +04:00
2022-04-06 14:31:43 +02:00
2018-09-26 08:55:54 -07:00
2019-04-18 22:18:59 +02:00
2024-01-30 21:20:20 +03:00
2020-09-23 16:07:44 +01:00
2023-11-03 09:20:31 +01:00
2021-06-25 14:22:21 +03:00
2023-02-10 14:12:06 +01:00
2023-08-31 19:47:43 +02:00
2023-02-04 07:56:54 +01:00
2023-11-03 09:20:31 +01:00
2023-09-01 13:34:03 -07:00
2020-09-23 16:07:44 +01:00
2023-03-13 15:39:31 +04:00
2023-04-27 16:39:43 +02:00
2023-08-31 19:47:43 +02:00
2019-05-13 08:58:55 +02:00
2022-10-27 11:00:43 +02:00
2022-04-06 14:31:56 +02:00
2021-06-16 15:03:26 +02:00
2024-01-08 10:45:43 -05:00
2017-09-06 10:12:02 +02:00
2023-08-29 10:49:24 +02:00
2016-02-23 12:43:05 +00:00
2023-09-21 10:39:51 +02:00
2021-11-16 09:43:44 +01:00
2020-06-16 14:49:05 +01:00
2024-02-28 09:11:42 +00:00
2018-08-24 20:26:37 +02:00
2019-02-01 13:46:45 +01:00
2024-01-24 09:54:05 +01:00
2023-02-08 07:27:20 +01:00
2023-11-03 09:20:31 +01:00
2021-09-07 09:08:24 +01:00
2023-11-28 14:56:32 +01:00
2022-04-22 13:36:04 +04:00
2022-12-23 11:48:13 +01:00
2023-06-01 11:05:05 -04:00
2024-01-26 07:04:53 +01:00