Bin Meng ce908a2f6f hw/riscv: microchip_pfsoc: Hook GPIO controllers
Microchip PolarFire SoC integrates 3 GPIOs controllers. It seems
enough to create unimplemented devices to cover their register
spaces at this point.

With this commit, QEMU can boot to U-Boot (2nd stage bootloader)
all the way to the Linux shell login prompt, with a modified HSS
(1st stage bootloader).

For detailed instructions on how to create images for the Icicle
Kit board, please check QEMU RISC-V WiKi page at:
https://wiki.qemu.org/Documentation/Platforms/RISCV

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <1598924352-89526-15-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2020-09-09 15:54:19 -07:00
..
2020-08-28 15:14:40 +01:00
2020-08-27 14:04:55 -04:00
2019-08-16 13:31:53 +02:00
2020-04-30 11:52:27 +01:00
2020-08-27 14:04:54 -04:00
2020-09-01 11:08:57 +02:00
2020-08-27 14:04:54 -04:00
2020-08-27 14:04:54 -04:00
2019-08-16 13:31:53 +02:00
2020-09-08 10:08:42 +10:00
2019-06-12 13:20:21 +02:00
2019-08-16 13:31:52 +02:00
2020-09-03 14:12:48 +01:00
2019-06-12 13:20:21 +02:00
2020-06-22 18:37:12 +02:00
2020-05-15 07:08:14 +02:00
2020-09-09 15:54:18 -07:00
2019-08-16 13:31:53 +02:00
2019-08-16 13:31:52 +02:00
2019-08-16 13:31:52 +02:00
2020-08-19 10:45:48 -04:00
2018-12-11 15:45:22 -02:00
2019-08-16 13:31:52 +02:00
2019-08-16 13:31:53 +02:00
2019-06-12 13:20:21 +02:00
2020-06-15 22:05:28 +02:00