Bin Meng 933f73f13e hw/riscv: microchip_pfsoc: Connect DDR memory controller modules
Connect DDR SGMII PHY module and CFG module to the PolarFire SoC.

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 1603863010-15807-4-git-send-email-bmeng.cn@gmail.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2020-11-03 07:17:23 -08:00
..
2020-10-21 11:36:19 +02:00
2020-08-21 06:30:32 -04:00
2020-09-09 09:27:09 -04:00
2020-11-02 17:17:29 +00:00
2020-10-27 11:10:44 +00:00
2020-11-02 17:17:29 +00:00
2020-11-01 14:02:19 +00:00
2020-11-02 11:56:55 +00:00
2020-08-21 06:30:25 -04:00
2020-08-21 06:30:33 -04:00
2020-08-27 14:04:55 -04:00
2020-09-09 09:27:09 -04:00
2020-08-21 06:30:25 -04:00
2020-10-29 11:40:04 +00:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00
2020-11-01 12:30:52 -07:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00